Patent Assignment Abstract of Title
NOTE:Results display only for issued patents and published applications.
For pending or abandoned applications please consult USPTO staff.
|
Total Assignments:
1
|
|
Patent #:
|
|
Issue Dt:
|
06/24/2014
|
Application #:
|
14046339
|
Filing Dt:
|
10/04/2013
|
|
Publication #:
|
|
Pub Dt:
|
03/06/2014
| | | | |
|
Inventors:
|
Naoto UMEZAWA, Toyohiro CHIKYO, Toshihide NABATAME
|
|
Title:
|
METHOD FOR REDUCING THICKNESS OF INTERFACIAL LAYER, METHOD FOR FORMING HIGH DIELECTRIC CONSTANT GATE INSULATING FILM, HIGH DIELECTRIC CONSTANT GATE INSULATING FILM, HIGH DIELECTRIC CONSTANT GATE OXIDE FILM, AND TRANSISTOR HAVING HIGH DIELECTRIC CONSTANT GATE OXIDE FILM
|
|
|
Assignment:
1
|
|
|
|
|
|
|
ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS).
|
|
|
|
|
|
|
|
|
| 2-1, SENGEN 1-CHOME, TSUKUBA-SHI |
| IBARAKI, JAPAN 305-0047 |
|
|
|
|
| JOHN L. CORDANI |
| 50 LEAVENWORTH STREET |
| P.O. BOX 1110 |
| WATERBURY, CT 06721-1110 |
|
|
Search Results as of:
05/06/2024 08:09 PM
If you have any comments or questions concerning the data displayed,
contact
PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified:
August 25, 2017 v.2.6
|
