Patent Assignment Abstract of Title
NOTE:Results display only for issued patents and published applications.
For pending or abandoned applications please consult USPTO staff.
Total Assignments:
1
|
Patent #:
|
|
Issue Dt:
|
07/22/2014
|
Application #:
|
12344521
|
Filing Dt:
|
12/28/2008
|
Publication #:
|
|
Pub Dt:
|
04/15/2010
| | | | |
Inventors:
|
Sy-Yen Kuo, Shih-Chia Huang
|
Title:
|
HIGH-PERFORMANCE BLOCK-MATCHING VLSI ARCHITECTURE WITH LOW MEMORY BANDWIDTH FOR POWER-EFFICIENT MULTIMEDIA DEVICES
|
|
Assignment:
1
|
|
|
|
ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS).
|
|
|
|
|
|
NO. 1, SEC. 4, ROOSEVELT ROAD |
TAIPEI, TAIWAN |
|
|
|
LIN & ASSOCIATES INTELLECTUAL PROPERTY, |
P.O. BOX 2339 |
SARATOGA, CA 95070-0339 |
|
|
Search Results as of:
09/23/2024 07:53 AM
If you have any comments or questions concerning the data displayed,
contact
PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified:
August 25, 2017 v.2.6
|