skip navigationU S P T O SealUnited States Patent and Trademark Office AOTW logo
Home|Site Index|Search|Guides|Contacts|eBusiness|eBiz alerts|News|Help
Assignments on the Web > Patent Query
Patent Assignment Abstract of Title
NOTE:Results display only for issued patents and published applications. For pending or abandoned applications please consult USPTO staff.

Total Assignments: 2
Patent #:
Issue Dt:
01/20/2015
Application #:
13411515
Filing Dt:
03/02/2012
Publication #:
Pub Dt:
09/06/2012
Inventors:
Lawrence S. PELLACH, Edward H. TRUEX, Bhupen SHAH
Title:
STAGGERED POWER-UP AND SYNCHRONIZED RESET FOR A LARGE ASIC OR FPGA
Assignment: 1
Reel/Frame:
037054/0201Recorded: 11/17/2015Pages: 8
Conveyance:
ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS).
Assignors:
Exec Dt:
09/22/2015
Exec Dt:
09/29/2015
Exec Dt:
09/14/2015
Assignee:
THREE CLOCK TOWER PLACE
SUITE 100
MAYNARD, MASSACHUSETTS 01754
Correspondent:
WOLF, GREENFIELD & SACKS, P.C.
600 ATLANTIC AVENUE
BOSTON, MA 02210
Assignment: 2
Reel/Frame:
066832/0659Recorded: 03/19/2024Pages: 25
Conveyance:
ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS).
Assignor:
Exec Dt:
07/12/2023
Assignee:
170 WEST TASMAN DRIVE
SAN JOSE, CALIFORNIA 95134
Correspondent:
RHONDA ZAFFINO
CISCO TECHNOLOGY INC.
3 MILL AND MAIN PLACE, SUITE 400
MAYNARD, MA 01754

Search Results as of: 05/31/2024 12:39 AM
If you have any comments or questions concerning the data displayed, contact PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified: August 25, 2017 v.2.6
| .HOME | INDEX| SEARCH | eBUSINESS | CONTACT US | PRIVACY STATEMENT