skip navigationU S P T O SealUnited States Patent and Trademark Office AOTW logo
Home|Site Index|Search|Guides|Contacts|eBusiness|eBiz alerts|News|Help
Assignments on the Web > Patent Query
Patent Assignment Abstract of Title
NOTE:Results display only for issued patents and published applications. For pending or abandoned applications please consult USPTO staff.

Total Assignments: 2
Patent #:
Issue Dt:
09/15/2015
Application #:
13976405
Filing Dt:
06/26/2013
Publication #:
Pub Dt:
11/07/2013
PCT #:
US2011067283
Inventors:
Joon-Sung Yang, Darshan Kobla, Liwei Ju, David Zimmerman
Title:
SELF-REPAIR LOGIC FOR STACKED MEMORY ARCHITECTURE
Assignment: 1
Reel/Frame:
028948/0326Recorded: 09/12/2012Pages: 3
Conveyance:
ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS).
Assignors:
Exec Dt:
02/09/2012
Exec Dt:
02/09/2012
Exec Dt:
02/14/2012
Exec Dt:
09/10/2012
Assignee:
2200 MISSION COLLEGE BOULEVARD
SANTA CLARA, CALIFORNIA 95052
Correspondent:
MARK C. VAN NESS, BSTZ
1925 NW AMBERGLEN PARKWAY
SUITE 230
BEAVERTON, OR 97006
Assignment: 2
Reel/Frame:
029113/0611Recorded: 10/11/2012Pages: 5
Conveyance:
ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS).
Assignors:
Exec Dt:
02/09/2012
Exec Dt:
02/09/2012
Exec Dt:
02/14/2012
Exec Dt:
09/21/2012
Assignee:
2200 MISSION COLLEGE BOULEVARD
SANTA CLARA, CALIFORNIA 95052
Correspondent:
MARK C. VAN NESS
1925 NW AMBERGLEN PARKWAY
SUITE 230
BEAVERTON, OR 97006

Search Results as of: 09/22/2024 03:08 AM
If you have any comments or questions concerning the data displayed, contact PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified: August 25, 2017 v.2.6
| .HOME | INDEX| SEARCH | eBUSINESS | CONTACT US | PRIVACY STATEMENT