Patent Assignment Abstract of Title
NOTE:Results display only for issued patents and published applications.
For pending or abandoned applications please consult USPTO staff.
|
Total Assignments:
2
|
|
Patent #:
|
|
Issue Dt:
|
05/10/2016
|
Application #:
|
13172606
|
Filing Dt:
|
06/29/2011
|
|
Publication #:
|
|
Pub Dt:
|
06/28/2012
| | | | |
|
Inventor:
|
VENKATA NARAYANAN SRINIVASAN
|
|
Title:
|
INTEGRATED DEVICE TEST CIRCUITS AND METHODS
|
|
|
Assignment:
1
|
|
|
|
|
|
|
ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS).
|
|
|
|
|
|
|
|
|
| PLOT N. 1, KNOWLEDGE PARK III |
| GREATER NOIDA, INDIA 201308 |
|
|
|
|
| STMICROELECTRONICS, INC. |
| MAIL STATION 2346 |
| 750 CANYON DRIVE, SUITE 300 |
| COPPELL, TEXAS 75019 |
|
|
|
Assignment:
2
|
|
|
|
|
|
|
ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS).
|
|
|
|
|
|
|
|
|
| WTC SCHIPHOL AIRPORT |
| SCHIPHOL BOULEVARD 265 |
| SCHIPHOL, NETHERLANDS 1118 BH |
|
|
|
|
| SEED IP LAW GROUP |
| 701 FIFTH AVENUE |
| SUITE 5400 |
| SEATTLE, WA 98104 |
|
|
Search Results as of:
06/27/2024 12:24 PM
If you have any comments or questions concerning the data displayed,
contact
PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified:
August 25, 2017 v.2.6
|
