Patent Assignment Abstract of Title
NOTE:Results display only for issued patents and published applications.
For pending or abandoned applications please consult USPTO staff.
|
Total Assignments:
1
|
|
Patent #:
|
|
Issue Dt:
|
11/01/2016
|
Application #:
|
14262802
|
Filing Dt:
|
04/27/2014
|
|
Publication #:
|
|
Pub Dt:
|
07/16/2015
| | | | |
|
Inventor:
|
Chao-Shun Yang
|
|
Title:
|
METHOD FOR FABRICATING TRANSISTOR HAVING HARD-MASK LAYER
|
|
|
Assignment:
1
|
|
|
|
|
|
|
ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS).
|
|
|
|
|
|
|
|
|
| NO. 1, LI-HSIN RD. II, SCIENCE-BASED INDUSTRIAL PARK, |
| HSINCHU, TAIWAN |
|
|
|
|
| JIANQ CHYUN INTELLECTUAL PROPERTY OFFICE |
| 7F.-1, NO. 100, ROOSEVELT RD., SEC. 2, |
| TAIPEI, 100 TAIWAN |
|
|
Search Results as of:
06/16/2024 07:42 PM
If you have any comments or questions concerning the data displayed,
contact
PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified:
August 25, 2017 v.2.6
|
