Patent Assignment Abstract of Title
NOTE:Results display only for issued patents and published applications.
For pending or abandoned applications please consult USPTO staff.
|
Total Assignments:
1
|
|
Patent #:
|
|
Issue Dt:
|
11/15/2016
|
Application #:
|
13714357
|
Filing Dt:
|
12/13/2012
|
|
Publication #:
|
|
Pub Dt:
|
11/07/2013
| | | | |
|
Inventors:
|
Joo-Hwan CHO, Kwan-Dong KIM, Hae-Rang CHOI, Kwang-Jin NA
|
|
Title:
|
PHASE-LOCKED LOOP AND INTEGRATED CIRCUIT CHIP INCLUDING THE SAME, AND TEST SYSTEM INCLUDING THE INTEGRATED CIRCUIT CHIP
|
|
|
Assignment:
1
|
|
|
|
|
|
|
ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS).
|
|
|
|
|
|
|
|
|
| 2091, GYEONGCHUNG-DAERO, BUBAL-EUB, ICHEON-SI |
| GYEONGGI-DO, KOREA, REPUBLIC OF |
|
|
|
|
| IP & T GROUP LLP |
| 8230 LEESBURG PIKE |
| SUITE 650 |
| VIENNA, VA 22182 |
|
|
Search Results as of:
09/23/2024 12:49 PM
If you have any comments or questions concerning the data displayed,
contact
PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified:
August 25, 2017 v.2.6
|
