Patent Assignment Abstract of Title
NOTE:Results display only for issued patents and published applications.
For pending or abandoned applications please consult USPTO staff.
Total Assignments:
1
|
Patent #:
|
|
Issue Dt:
|
12/24/2002
|
Application #:
|
09871300
|
Filing Dt:
|
05/30/2001
|
Publication #:
|
|
Pub Dt:
|
02/21/2002
| | | | |
Inventor:
|
Keiji Terada
|
Title:
|
BOOT BLOCK FLASH MEMORY CONTROL CIRCUIT; IC MEMORY CARD AND SEMICONDUCTOR MEMORY DEVICE INCORPORATING THE SAME; AND ERASURE METHOD FOR BOOT BLOCK FLASH MEMORY
|
|
Assignment:
1
|
|
|
|
ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS).
|
|
|
|
|
|
22-22, NAGAIKECHO |
ABENO-KU, OSAKA, JAPAN 545-8 |
|
|
|
MORRISON & FOERSTER LLP |
MADELINE I. JOHNSTON |
755 PAGE MILL ROAD |
PALO ALTO, CALIFORNIA 94304-1018 |
|
|
Search Results as of:
05/21/2024 09:03 AM
If you have any comments or questions concerning the data displayed,
contact
PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified:
August 25, 2017 v.2.6
|