Patent Assignment Abstract of Title
NOTE:Results display only for issued patents and published applications.
For pending or abandoned applications please consult USPTO staff.
|
Total Assignments:
1
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
09942354
|
Filing Dt:
|
08/29/2001
|
|
Publication #:
|
|
Pub Dt:
|
03/13/2003
| | | | |
|
Inventors:
|
Robert J. Drost, Robert J. Bosnyak
|
|
Title:
|
Integrated circuit and method of adjusting capacitance of a node of an integrated circuit
|
|
|
Assignment:
1
|
|
|
|
|
|
|
ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS).
|
|
|
|
|
|
|
|
|
| M/S: PAL01-521 |
| 901 SAN ANTONIO ROAD |
| PALO ALTO, CALIFORNIA 94303 |
|
|
|
|
| ZAGORIN, O'BRIEN & GRAHAM, L.L.P. |
| JEFFREY G. TOLER |
| 401 WEST 15TH STREET, SUITE 870 |
| AUSTIN, TEXAS 78701 |
|
|
Search Results as of:
06/21/2024 07:37 PM
If you have any comments or questions concerning the data displayed,
contact
PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified:
August 25, 2017 v.2.6
|
