Patent Assignment Abstract of Title
NOTE:Results display only for issued patents and published applications.
For pending or abandoned applications please consult USPTO staff.
Total Assignments:
2
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
10606225
|
Filing Dt:
|
06/26/2003
|
Publication #:
|
|
Pub Dt:
|
02/12/2004
| | | | |
Inventor:
|
Hideaki Watanabe
|
Title:
|
Clock multiplying PLL circuit
|
|
Assignment:
1
|
|
|
|
ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS).
|
|
|
|
|
|
1-1, MAKIKDANAKA 4-CHOME, NAKAHARA-KU |
KAWASAKI-SHI, KANAGAWA 211-8588, JAPAN |
|
|
|
ARENT FOX KINTNER PLOTKIN & KAHN PLLC |
CHARLES M. MARMELSTEIN |
1050 CONNECTICUT AVENUE, N.W., SUITE 400 |
WASHINGTON, D.C. 20036-5339 |
|
|
Assignment:
2
|
|
|
|
RE-RECORD TO CORRECT THE ASSIGNEE ON A PREVIOUS RECORDING ON JUNE 26, 2003 AT REEL 014265 FRAME 0144 (ASSIGNMENT)
|
|
|
|
|
|
1-1, KAMIKODANAKA 4-CHOME, MAKAHARA-KU |
KAWASAKI-SHI |
KANAGAWA 211-8588, JAPAN |
|
|
|
ARENT FOX KINTNER PLOTKIN ET AL. |
CHARLES M. MARMELSTEIN |
1050 CONNECTICUT AVENUE, N.W., SUITE 400 |
ASHINGTON, DC 20036-5339 |
|
|
Search Results as of:
05/05/2024 09:25 PM
If you have any comments or questions concerning the data displayed,
contact
PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified:
August 25, 2017 v.2.6
|