Patent Assignment Abstract of Title
NOTE:Results display only for issued patents and published applications.
For pending or abandoned applications please consult USPTO staff.
|
Total Assignments:
1
|
|
Patent #:
|
|
Issue Dt:
|
08/14/2007
|
Application #:
|
10710616
|
Filing Dt:
|
07/25/2004
|
|
Publication #:
|
|
Pub Dt:
|
01/26/2006
| | | | |
|
Inventors:
|
Jung-Ching Chen, Jy-Hwang Lin, Sheng-Hsiung Yang, Jim SU
|
|
Title:
|
METHOD FOR FABRICATING INTEGRATED CIRCUITS HAVING BOTH HIGH VOLTAGE AND LOW VOLTAGE DEVICES
|
|
|
Assignment:
1
|
|
|
|
|
|
|
ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS).
|
|
|
|
|
|
|
|
|
| NO.3, LI-HSIN ROAD 2, SCIENCE-BASED INDUSTRIAL |
| PARK |
| HSIN-CHU CITY, TAIWAN |
|
|
|
|
| NAIPO (NORTH AMERICA INTERNATIONAL PATEN |
| P.O. BOX 506 |
| MERRIFIELD, VA 22116 |
|
|
Search Results as of:
05/27/2024 05:06 PM
If you have any comments or questions concerning the data displayed,
contact
PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified:
August 25, 2017 v.2.6
|
