Patent Assignment Abstract of Title
NOTE:Results display only for issued patents and published applications.
For pending or abandoned applications please consult USPTO staff.
Total Assignments:
2
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
11214843
|
Filing Dt:
|
08/31/2005
|
Publication #:
|
|
Pub Dt:
|
08/24/2006
| | | | |
Inventor:
|
Takashi Matsuura
|
Title:
|
Method and apparatus for evaluating coverage of circuit, and computer product
|
|
Assignment:
1
|
|
|
|
ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS).
|
|
|
|
|
|
19F, KASUMIGASEKI BLDG. |
2-5, KASUMIGASEKI 3-CHOME |
CHIYODA-KU, TOKYO 100-6019, JAPAN |
|
|
|
STAAS & HALSEY LLP |
H. J. STAAS |
1201 NEW YORK AVE., N.W. |
SUITE 700 |
WASHINGTON, D.C. 20005 |
|
|
Assignment:
2
|
|
|
|
CORRECTED COVER SHEET TO CORRECT ASSIGNEE NAME AND ADDRESS, PREVIOUSLY RECORDED AT REEL/FRAME 017258/0621 (ASSIGNMENT OF ASSIGNOR'S INTEREST)
|
|
|
|
|
|
1-1, KAMIKODANAKA 4-CHOME |
NAKAHARA-KU, KAWASAKI-SHI |
KANAGAWA 211-8588, JAPAN |
|
|
|
STAAS & HALSEY LLP |
ATTENTION: H.J. STAAS |
1201 NEW YORK AVENUE, N.W. |
7TH FLOOR |
WASHINGTON, DC 20005 |
|
|
Search Results as of:
09/21/2024 11:17 AM
If you have any comments or questions concerning the data displayed,
contact
PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified:
August 25, 2017 v.2.6
|