Patent Assignment Abstract of Title
NOTE:Results display only for issued patents and published applications.
For pending or abandoned applications please consult USPTO staff.
|
Total Assignments:
1
|
|
Patent #:
|
|
Issue Dt:
|
12/18/2007
|
Application #:
|
11323386
|
Filing Dt:
|
12/29/2005
|
|
Publication #:
|
|
Pub Dt:
|
10/05/2006
| | | | |
|
Inventors:
|
Geun-Il Lee, Yong-Suk Joo
|
|
Title:
|
MEMORY CHIP ARCHITECTURE WITH HIGH SPEED OPERATION
|
|
|
Assignment:
1
|
|
|
|
|
|
|
ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS).
|
|
|
|
|
|
|
|
|
| SAN 136-1, AMI-RI, BUBAL-EUB ICHON-SHI |
| KYOUNGKI-DO 467-860, KOREA, REPUBLIC OF |
|
|
|
|
| BLAKELY, SOKOLOFF, TAYLOR & ZAFMAN LLP |
| 12400 WILSHIRE BOULEVARD |
| 7TH FLOOR |
| LOS ANGELES, CA 90025 |
|
|
Search Results as of:
06/26/2024 04:05 AM
If you have any comments or questions concerning the data displayed,
contact
PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified:
August 25, 2017 v.2.6
|
