Patent Assignment Abstract of Title
NOTE:Results display only for issued patents and published applications.
For pending or abandoned applications please consult USPTO staff.
Total Assignments:
2
|
Patent #:
|
|
Issue Dt:
|
09/21/2010
|
Application #:
|
11777761
|
Filing Dt:
|
07/13/2007
|
Publication #:
|
|
Pub Dt:
|
01/15/2009
| | | | |
Inventors:
|
Louis Chaochiuan Liu, Hsing-Chien Huang, Ssu-Chia Chang
|
Title:
|
METHOD FOR REDUCING TIMING LIBRARIES FOR INTRA-DIE MODEL IN STATISTICAL STATIC TIMING ANALYSIS
|
|
Assignment:
1
|
|
|
|
ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS).
|
|
|
|
|
|
NO.8 LI-HSIN ROAD 6, SCIENCE BASED INDUSTRIAL PARK |
HSIN-CHU, TAIWAN 300-77 |
|
|
|
HOWARD CHEN, ESQ. K&L GATES, LLP |
55 SECOND STREET |
SUITE 1700 |
SAN FRANCISCO, CA 94105 |
|
|
Assignment:
2
|
|
|
|
CORRECTIVE ASSIGNMENT TO CORRECT THE NAME OF THE ASSIGNEE PREVIOUSLY RECORDED ON REEL 019557 FRAME 0784. ASSIGNOR(S) HEREBY CONFIRMS THE RECORDED ASSIGNMENT AND AGREEMENT CORRECTLY LISTS THE ASSIGNEE AS "TAIWAN SEMICONDUCTOR MANUFACTURING CO., LTD.".
|
|
|
|
|
|
NO. 8, LI-HSIN ROAD 6, SCIENCE-BASED INDUSTRIAL PARK |
HSIN-CHU, TAIWAN 300-77 |
|
|
|
JONG HO LEE, K&L GATES LLP |
FOUR EMBARCADERO CENTER, SUITE 1200 |
SAN FRANCISCO, CA 94111 |
|
|
Search Results as of:
05/28/2024 02:44 PM
If you have any comments or questions concerning the data displayed,
contact
PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified:
August 25, 2017 v.2.6
|