Patent Assignment Abstract of Title
NOTE:Results display only for issued patents and published applications.
For pending or abandoned applications please consult USPTO staff.
|
Total Assignments:
1
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
12111791
|
Filing Dt:
|
04/29/2008
|
|
Publication #:
|
|
Pub Dt:
|
10/29/2009
| | | | |
|
Inventors:
|
Mark J. Bailey, Gerald K. Bartley, Richard B. Ericson, Wesley D. Martin et al
|
|
Title:
|
SCALABLE ELECTRONIC PACKAGE ASSEMBLY FOR MEMORY DEVICES AND OTHER TERMINATED BUS STRUCTURES
|
|
|
Assignment:
1
|
|
|
|
|
|
|
ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS).
|
|
|
|
|
|
|
|
|
| NEW ORCHARD ROAD |
| ARMONK, NEW YORK 10504 |
|
|
|
|
| DILLON & YUDELL LLP |
| 8911 N. CAPITAL OF TEXAS HWY, STE. 2110 |
| AUSTIN, TX 78759 |
|
|
Search Results as of:
06/24/2024 12:44 PM
If you have any comments or questions concerning the data displayed,
contact
PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified:
August 25, 2017 v.2.6
|
