Patent Assignment Abstract of Title
NOTE:Results display only for issued patents and published applications.
For pending or abandoned applications please consult USPTO staff.
|
Total Assignments:
1
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
12743075
|
Filing Dt:
|
05/14/2010
|
|
Publication #:
|
|
Pub Dt:
|
11/04/2010
| | | | |
|
Inventors:
|
Kun-Yung Chang, Jie Shen, Hae-Chang Lee, Fariborz Assaderaghi, Richard E. Perego et al
|
|
Title:
|
Bidirectional Memory Interface with Glitch Tolerant Bit Slice Circuits
|
|
|
Assignment:
1
|
|
|
|
|
|
|
ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS).
|
|
|
|
|
|
|
|
|
| 1050 ENTERPRISE WAY, SUITE 700 |
| SUNNYVALE, CALIFORNIA 94089 |
|
|
|
|
| GARY S. WILLIAMS |
| MORGAN, LEWIS & BOCKIUS LLP |
| 3000 EL CAMINO REAL, BLDG. 2, SUITE 700 |
| PALO ALTO, CA 94306 |
|
|
Search Results as of:
05/29/2024 04:51 AM
If you have any comments or questions concerning the data displayed,
contact
PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified:
August 25, 2017 v.2.6
|
