Patent Assignment Abstract of Title
NOTE:Results display only for issued patents and published applications.
For pending or abandoned applications please consult USPTO staff.
|
Total Assignments:
1
|
|
Patent #:
|
|
Issue Dt:
|
01/31/2012
|
Application #:
|
12736488
|
Filing Dt:
|
10/13/2010
|
|
Publication #:
|
|
Pub Dt:
|
02/10/2011
| | | | |
|
Inventors:
|
Patrick Zebedee, Jaganath Rajendra
|
|
Title:
|
DIGITAL LOGIC CIRCUIT, SHIFT REGISTER AND ACTIVE MATRIX DEVICE
|
|
|
Assignment:
1
|
|
|
|
|
|
|
ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS).
|
|
|
|
|
|
|
|
|
| 22-22 NAGAIKE-CHO, ABENO-KU |
| OSAKA-SHI, OSAKA, JAPAN 545-8522 |
|
|
|
|
| HARNESS, DICKEY, PIERCE, P.L.C. |
| P.O. BOX 8910 |
| RESTON, VA 20195 |
|
|
Search Results as of:
05/22/2024 02:04 PM
If you have any comments or questions concerning the data displayed,
contact
PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified:
August 25, 2017 v.2.6
|
