Patent Assignment Abstract of Title
NOTE:Results display only for issued patents and published applications.
For pending or abandoned applications please consult USPTO staff.
Total Assignments:
1
|
Patent #:
|
|
Issue Dt:
|
10/18/2011
|
Application #:
|
12650544
|
Filing Dt:
|
12/31/2009
|
Publication #:
|
|
Pub Dt:
|
05/26/2011
| | | | |
Inventors:
|
Shyh-Shyuan Sheu, Pei-Chia Chiang, Wen-Pin Lin, Chih-He Lin
|
Title:
|
VOLTAGE COMPENSATION CIRCUIT, MULTI-LEVEL MEMORY DEVICE WITH THE SAME, AND VOLTAGE COMPENSATION METHOD FOR READING THE MULTI-LEVEL MEMORY DEVICE
|
|
Assignment:
1
|
|
|
|
ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS).
|
|
|
|
|
|
NO. 195, SEC. 4, CHUNG HSING RD., CHUTUNG |
HSINCHU, TAIWAN 31040 |
|
|
|
JIANQ CHYUN INTELLECTUAL PROPERTY OFFICE |
7F.-1, NO.100, ROOSEVELT RD., SEC. 2 |
TAIPEI, 100 TAIWAN |
|
|
Search Results as of:
05/09/2024 08:57 PM
If you have any comments or questions concerning the data displayed,
contact
PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified:
August 25, 2017 v.2.6
|