Patent Assignment Abstract of Title
NOTE:Results display only for issued patents and published applications.
For pending or abandoned applications please consult USPTO staff.
Total Assignments:
1
|
Patent #:
|
|
Issue Dt:
|
05/07/2013
|
Application #:
|
13232550
|
Filing Dt:
|
09/14/2011
|
Publication #:
|
|
Pub Dt:
|
09/13/2012
| | | | |
Inventors:
|
Shinichi YASUDA, Masato Oda, Kumiko Nomura, Keiko Abe, Shinobu Fujita
|
Title:
|
SEMICONDUCTOR INTEGRATED CIRCUIT INCLUDING MEMORY CELLS HAVING NON-VOLATILE MEMORIES AND SWITCHING ELEMENTS
|
|
Assignment:
1
|
|
|
|
ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS).
|
|
|
|
|
|
1-1, SHIBAURA 1-CHOME, MINATO-KU |
TOKYO, JAPAN |
|
|
|
E. CHAPMAN - FHFGD |
901 NEW YORK AVE NW |
WASHINGTON, DC 20001 |
|
|
Search Results as of:
05/09/2024 01:03 AM
If you have any comments or questions concerning the data displayed,
contact
PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified:
August 25, 2017 v.2.6
|