Patent Assignment Abstract of Title
NOTE:Results display only for issued patents and published applications.
For pending or abandoned applications please consult USPTO staff.
|
Total Assignments:
1
|
|
Patent #:
|
|
Issue Dt:
|
05/19/2015
|
Application #:
|
14014472
|
Filing Dt:
|
08/30/2013
|
|
Publication #:
|
|
Pub Dt:
|
03/05/2015
| | | | |
|
Inventors:
|
Chao Chieh LI, Ruey-Bin SHEEN, Chih-Hsien CHANG
|
|
Title:
|
3D IC WITH SERIAL GATE MOS DEVICE, AND METHOD OF MAKING THE 3D IC
|
|
|
Assignment:
1
|
|
|
|
|
|
|
ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS).
|
|
|
|
|
|
|
|
|
| NO. 8, LI-HSIN ROAD 6 |
| HSINCHU SCIENCE PARK |
| HSIN-CHU, TAIWAN 300-77 |
|
|
|
|
| DUANE MORRIS LLP (TSMC) IP DEPARTMENT |
| 30 SOUTH 17TH STREET |
| PHILADELPHIA, PA 19103-4196 |
|
|
Search Results as of:
05/29/2024 02:12 PM
If you have any comments or questions concerning the data displayed,
contact
PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified:
August 25, 2017 v.2.6
|
