skip navigationU S P T O SealUnited States Patent and Trademark Office AOTW logo
Home|Site Index|Search|Guides|Contacts|eBusiness|eBiz alerts|News|Help
Assignments on the Web > Patent Query
Patent Assignment Abstract of Title
NOTE:Results display only for issued patents and published applications. For pending or abandoned applications please consult USPTO staff.

Total Assignments: 1
Patent #:
NONE
Issue Dt:
Application #:
14758379
Filing Dt:
06/29/2015
Publication #:
Pub Dt:
11/03/2016
Inventors:
Yuanpeng WANG, Ping FAN, Jia GENG
Title:
SIMULATION VERIFICATION METHOD FOR FPGA FUNCTION MODULES AND SYSTEM THEREOF
Assignment: 1
Reel/Frame:
035928/0224Recorded: 06/29/2015Pages: 3
Conveyance:
ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS).
Assignors:
Exec Dt:
05/22/2015
Exec Dt:
05/22/2015
Exec Dt:
05/22/2015
Assignee:
CENTRALIZED OFFICE AREA ROOM 401-11 BUILDING NO. 8 AREA A
DISHENGBEI STREET NO. 1, BEIJING ECONOMIC TECHNOLOGY DEVELOPMENT DISTRICT
BEIJING, CHINA
Correspondent:
BUCHANAN INGERSOLL & ROONEY
PO BOX 1404
ALEXANDRIA, VA 22314-2727

Search Results as of: 05/27/2024 11:12 AM
If you have any comments or questions concerning the data displayed, contact PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified: August 25, 2017 v.2.6
| .HOME | INDEX| SEARCH | eBUSINESS | CONTACT US | PRIVACY STATEMENT