Patent Assignment Abstract of Title
NOTE:Results display only for issued patents and published applications.
For pending or abandoned applications please consult USPTO staff.
|
Total Assignments:
1
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
15186339
|
Filing Dt:
|
06/17/2016
|
|
Publication #:
|
|
Pub Dt:
|
05/25/2017
| | | | |
|
Inventors:
|
Gulzar Ahmed Kathawala, Yuan Zhang, Wenzhou Chen, Sheunghee Park
|
|
Title:
|
Method and System For Adaptively Adjusting a Verify Voltage to Reduce Storage Raw Bit Error Rate
|
|
|
Assignment:
1
|
|
|
|
|
|
|
ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS).
|
|
|
|
|
|
|
|
|
| 6900 DALLAS PARKWAY, SUITE 325 |
| PLANO, TEXAS 75024 |
|
|
|
|
| GARY S. WILLIAMS |
| MORGAN, LEWIS & BOCKIUS |
| 1400 PAGE MILL ROAD |
| PALO ALTO, CA 94304 |
|
|
Search Results as of:
05/24/2024 06:53 AM
If you have any comments or questions concerning the data displayed,
contact
PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified:
August 25, 2017 v.2.6
|
