Patent Assignment Abstract of Title
NOTE:Results display only for issued patents and published applications.
For pending or abandoned applications please consult USPTO staff.
Total Assignments:
1
|
Patent #:
|
|
Issue Dt:
|
06/26/2018
|
Application #:
|
15282981
|
Filing Dt:
|
09/30/2016
|
Publication #:
|
|
Pub Dt:
|
04/05/2018
| | | | |
Inventors:
|
De-Wei YU, Chia-Ping LO, Liang-Gi YAO, Weng CHANG, Yee-Chia YEO, Ziwei FANG
|
Title:
|
METHOD OF SEMICONDUCTOR INTEGRATED CIRCUIT FABRICATION
|
|
Assignment:
1
|
|
|
|
ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS).
|
|
|
|
|
|
NO. 8, LI-HSIN RD. 6, |
SCIENCE-BASED INDUSTRIAL PARK |
HSIN-CHU, TAIWAN 300-77 |
|
|
|
HAYNES AND BOONE, LLP IP SECTION |
2323 VICTORY AVENUE |
SUITE 700 |
DALLAS, TX 75219 |
|
|
Search Results as of:
09/21/2024 02:24 AM
If you have any comments or questions concerning the data displayed,
contact
PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified:
August 25, 2017 v.2.6
|