Patent Assignment Abstract of Title
NOTE:Results display only for issued patents and published applications.
For pending or abandoned applications please consult USPTO staff.
|
Total Assignments:
1
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
15795659
|
Filing Dt:
|
10/27/2017
|
|
Publication #:
|
|
Pub Dt:
|
05/03/2018
| | | | |
|
Inventors:
|
CHIA-WEI CHEN, KAI-WEN CHENG, KO-YIN LAI
|
|
Title:
|
ERROR LIMITING METHOD, ERROR LIMITER AND DIGITAL RECEIVING CIRCUIT
|
|
|
Assignment:
1
|
|
|
|
|
|
|
ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS).
|
|
|
|
|
|
|
|
|
| 4F-1, NO. 26, TAI-YUAN ST. |
| CHUPEI |
| HSINCHU HSIEN, TAIWAN 302 |
|
|
|
|
| EDELL, SHAPIRO & FINNAN, LLC |
| LAWRENCE D. EISEN |
| 9801 WASHINGTONIAN BLVD., SUITE 750 |
| GAITHERSBURG, MD 20878 |
|
|
Search Results as of:
05/26/2024 12:12 PM
If you have any comments or questions concerning the data displayed,
contact
PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified:
August 25, 2017 v.2.6
|
