Patent Assignment Abstract of Title
NOTE:Results display only for issued patents and published applications.
For pending or abandoned applications please consult USPTO staff.
|
Total Assignments:
1
|
|
Patent #:
|
|
Issue Dt:
|
03/31/2020
|
Application #:
|
15960405
|
Filing Dt:
|
04/23/2018
|
|
Publication #:
|
|
Pub Dt:
|
10/24/2019
| | | | |
|
Inventors:
|
Shidhartha Das, Brian Tracy Cline, Mudit Bhargava, George McNeil Lattimore
|
|
Title:
|
METHOD, SYSTEM AND DEVICE FOR INTEGRATION OF BITCELLS IN A VOLATILE MEMORY ARRAY AND BITCELLS IN A NON-VOLATILE MEMORY ARRAY
|
|
|
Assignment:
1
|
|
|
|
|
|
|
ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS).
|
|
|
|
|
|
|
|
|
| 110 FULBOURN RD |
| CAMBRIDGE, UNITED KINGDOM CB1 9NJ |
|
|
|
|
| BERKELEY LAW & TECHNOLOGY GROUP, LLP |
| 17933 NW EVERGREEN PLACE |
| SUITE 250 |
| BEAVERTON, OR 97006 |
|
|
Search Results as of:
09/21/2024 04:15 AM
If you have any comments or questions concerning the data displayed,
contact
PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified:
August 25, 2017 v.2.6
|
