Patent Assignment Abstract of Title
NOTE:Results display only for issued patents and published applications.
For pending or abandoned applications please consult USPTO staff.
|
Total Assignments:
1
|
|
Patent #:
|
|
Issue Dt:
|
06/23/2020
|
Application #:
|
16545345
|
Filing Dt:
|
08/20/2019
|
|
Publication #:
|
|
Pub Dt:
|
03/05/2020
| | | | |
|
Inventor:
|
Cheng C. Wang
|
|
Title:
|
Multiplier-Accumulator Circuit, Logic Tile Architecture for Multiply-Accumulate, and IC including Logic Tile Array
|
|
|
Assignment:
1
|
|
|
|
|
|
|
ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS).
|
|
|
|
|
|
|
|
|
| 2465 LATHAM STREET, SUITE 100 |
| MOUNTAIN VIEW, CALIFORNIA 94040 |
|
|
|
|
| NEIL A. STEINBERG |
| 5335 WISCONSIN AVE., NW SUITE 440 |
| WASHINGTON, D.C. 20015 |
|
|
Search Results as of:
06/16/2024 09:57 PM
If you have any comments or questions concerning the data displayed,
contact
PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified:
August 25, 2017 v.2.6
|
