Patent Assignment Abstract of Title
NOTE:Results display only for issued patents and published applications.
For pending or abandoned applications please consult USPTO staff.
|
Total Assignments:
1
|
|
Patent #:
|
|
Issue Dt:
|
01/11/2022
|
Application #:
|
16718339
|
Filing Dt:
|
12/18/2019
|
|
Publication #:
|
|
Pub Dt:
|
01/14/2021
| | | | |
|
Inventors:
|
Mark I. Gardner, H. Jim Fulford
|
|
Title:
|
MULTIPLE PLANES OF TRANSISTORS WITH DIFFERENT TRANSISTOR ARCHITECTURES TO ENHANCE 3D LOGIC AND MEMORY CIRCUITS
|
|
|
Assignment:
1
|
|
|
|
|
|
|
ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS).
|
|
|
|
|
|
|
|
|
| AKASAKA BIZ TOWER, 3-1 AKASAKA 5-CHOME, MINATO-KU |
| TOKYO, JAPAN 107-6325 |
|
|
|
|
| OBLON, ET AL. |
| 1940 DUKE STREET |
| ALEXANDRIA, VA 22314 |
|
|
Search Results as of:
05/11/2024 07:42 PM
If you have any comments or questions concerning the data displayed,
contact
PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified:
August 25, 2017 v.2.6
|
