Patent Assignment Abstract of Title
NOTE:Results display only for issued patents and published applications.
For pending or abandoned applications please consult USPTO staff.
|
Total Assignments:
1
|
|
Patent #:
|
|
Issue Dt:
|
03/14/2023
|
Application #:
|
17457440
|
Filing Dt:
|
12/03/2021
|
|
Publication #:
|
|
Pub Dt:
|
03/24/2022
| | | | |
|
Inventors:
|
Yueer SHAN, Jicong FAN, Yanfeng XU, Zhan JING
|
|
Title:
|
FIELD PROGRAMMABLE GATE ARRAY (FPGA) WITH AUTOMATIC ERROR DETECTION AND CORRECTION FUNCTION FOR PROGRAMMABLE LOGIC MODULES
|
|
|
Assignment:
1
|
|
|
|
|
|
|
ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS).
|
|
|
|
|
|
|
|
|
| FLOOR 2, BUILDING B1, NO. 777, WEST JIANZHU ROAD, LIYUAN STREET,BINHU DISTRICT WUXI, JIANGSU 214000 |
| WUXI, CHINA |
|
|
|
|
| GOKALP BAYRAMOGLU |
| 1540 W. WARM SPRINGS ROAD SUITE 100 |
| HENDERSON, NV 89014 |
|
|
Search Results as of:
09/23/2024 12:01 PM
If you have any comments or questions concerning the data displayed,
contact
PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified:
August 25, 2017 v.2.6
|
