skip navigationU S P T O SealUnited States Patent and Trademark Office AOTW logo
Home|Site Index|Search|Guides|Contacts|eBusiness|eBiz alerts|News|Help
Assignments on the Web > Patent Query
Patent Assignment Abstract of Title
NOTE:Results display only for issued patents and published applications. For pending or abandoned applications please consult USPTO staff.

Total Assignments: 1
Patent #:
NONE
Issue Dt:
Application #:
17412810
Filing Dt:
08/26/2021
Publication #:
Pub Dt:
03/02/2023
Inventors:
Kaladhar Radhakrishnan, William J. Lambert, Sriram Srinivasan, Krishna Bharath et al
Title:
PACKAGING ARCHITECTURE FOR DISAGGREGATED INTEGRATED VOLTAGE REGULATORS
Assignment: 1
Reel/Frame:
057299/0824Recorded: 08/26/2021Pages: 9
Conveyance:
ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS).
Assignors:
Exec Dt:
08/07/2021
Exec Dt:
08/03/2021
Exec Dt:
08/11/2021
Exec Dt:
07/19/2021
Exec Dt:
08/09/2021
Exec Dt:
07/23/2021
Assignee:
2200 MISSION COLLEGE BOULEVARD
SANTA CLARA, CALIFORNIA 95054
Correspondent:
MANJULA VARIYAM
PATENT CAPITAL GROUP
30 FLOWER LANE
LEVITTOWN, CA 19055

Search Results as of: 06/13/2024 03:11 PM
If you have any comments or questions concerning the data displayed, contact PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified: August 25, 2017 v.2.6
| .HOME | INDEX| SEARCH | eBUSINESS | CONTACT US | PRIVACY STATEMENT