Patent Assignment Abstract of Title
NOTE:Results display only for issued patents and published applications.
For pending or abandoned applications please consult USPTO staff.
|
Total Assignments:
1
|
|
Patent #:
|
NONE
|
Issue Dt:
|
06/24/2025
|
Application #:
|
18107450
|
Filing Dt:
|
02/08/2023
|
|
Publication #:
|
|
Pub Dt:
|
08/17/2023
| | | | |
|
Inventors:
|
Harold PILO, Anurag GARG, John Edward BARTH, Shishir KUMAR, Peter LEE
|
|
Title:
|
INTERFACE LEVEL-SHIFTER DUAL-RAIL MEMORY ARCHITECTURE
|
|
|
Assignment:
1
|
|
|
|
|
|
|
ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS).
|
|
|
|
|
|
|
|
|
| 690 EAST MIDDLEFIELD ROAD |
| MOUNTAIN VIEW, CALIFORNIA 94043 |
|
|
|
|
| PATTERSON & SHERIDAN, LLP |
| 595 SHREWSBURY AVENUE |
| SUITE 100 |
| SHREWSBURY, NJ 07702 |
|
|
Search Results as of:
06/22/2025 05:03 PM
If you have any comments or questions concerning the data displayed,
contact
PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified:
August 25, 2017 v.2.6
|
