Patent Assignment Details
NOTE:Results display only for issued patents and published applications.
For pending or abandoned applications please consult USPTO staff.
|
| Reel/Frame: | 005066/0653 | |
| Pages: | 1 |
| | Recorded: | 04/24/1989 | | |
| Conveyance: | ASSIGNMENT OF ASSIGNORS INTEREST. |
|
|
Total properties:
1
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/11/1990
|
Application #:
|
07303845
|
Filing Dt:
|
01/30/1989
|
|
Title:
|
A SEMICONDUCTOR INTEGRATED CIRCUIT HAVING A MOS TRANSISTOR WITH A THRESHOLD LEVEL TO ENABLE A LEVEL CONVERSION
|
|
|
Assignee
|
|
|
|
|
| 33-1, SHIBA 5-CHOME, MINATO-KU |
| TOKYO, JAPAN |
|
|
Correspondence name and address
|
| |
J. WARREN WHITESEL
|
| |
LAFF, WHITESEL, CONTE & SARET
|
| |
401 NORTH MICHIGAN AVE.
|
| |
CHICAGO, IL 60611
|
Search Results as of:
05/22/2024 10:08 AM
If you have any comments or questions concerning the data displayed,
contact
PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified:
August 25, 2017 v.2.6
|
