Patent Assignment Details
NOTE:Results display only for issued patents and published applications.
For pending or abandoned applications please consult USPTO staff.
|
| Reel/Frame: | 007496/0513 | |
| Pages: | 2 |
| | Recorded: | 06/20/1995 | | |
| Conveyance: | ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). |
|
|
Total properties:
1
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/03/1995
|
Application #:
|
08219726
|
Filing Dt:
|
03/29/1994
|
|
Title:
|
PROCESS FOR FABRICATING SEMICONDUCTOR INTEGRATED CIRCUIT DEVICE, AND EXPOSING SYSTEM AND MASK INSPECTING METHOD TO BE USED IN THE PROCESS
|
|
|
Assignee
|
|
|
|
|
| 6, KANDA SURUGADAI 4-CHOME CHIYODA-KU, |
| TOKYO, JAPAN |
|
|
Correspondence name and address
|
| |
THOMAS B. BEALL, JR.
|
| |
FAY, SHARPE, BEALL, ET AL
|
| |
104 EAST HUME AVENUE
|
| |
ALEXANDRIA, 22301
|
Search Results as of:
04/25/2024 01:27 PM
If you have any comments or questions concerning the data displayed,
contact
PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified:
August 25, 2017 v.2.6
|
