Total properties:
17
|
|
Patent #:
|
|
Issue Dt:
|
12/03/1991
|
Application #:
|
07323779
|
Filing Dt:
|
03/15/1989
|
Title:
|
METHOD OF MAKING DENSE FLASH EEPROM SEMICONDUCTOR MEMORY STRUCTURES
|
|
|
Patent #:
|
|
Issue Dt:
|
04/06/1993
|
Application #:
|
07422949
|
Filing Dt:
|
10/17/1989
|
Title:
|
DEVICE AND METHOD FOR DEFECT HANDLING IN SEMI-CONDUCTOR MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
12/15/1992
|
Application #:
|
07508273
|
Filing Dt:
|
04/11/1990
|
Title:
|
MULTI-STATE EEPROM READ AND WRITE CIRCUITS AND TECHNIQUES
|
|
|
Patent #:
|
|
Issue Dt:
|
08/30/1994
|
Application #:
|
07629250
|
Filing Dt:
|
12/18/1990
|
Title:
|
DENSE VERTICAL PROGRAMMABLE READ ONLY MEMORY CELL STRUCTURE AND PROCESSES FOR MAKING THEM
|
|
|
Patent #:
|
|
Issue Dt:
|
12/14/1993
|
Application #:
|
07670246
|
Filing Dt:
|
03/15/1991
|
Title:
|
METHOD FOR OPTIMUM ERASING OF EEPROM
|
|
|
Patent #:
|
|
Issue Dt:
|
11/10/1992
|
Application #:
|
07734221
|
Filing Dt:
|
07/22/1991
|
Title:
|
MULTI-STATE EEPROM READ AND WRITE CIRCUITS AND TECHNIQUES
|
|
|
Patent #:
|
|
Issue Dt:
|
07/04/1995
|
Application #:
|
07736733
|
Filing Dt:
|
07/26/1991
|
Title:
|
SOLID-STATE MEMORY SYSTEM INCLUDING PLURAL MEMORY CHIPS AND A SERIALIALIZED BUS
|
|
|
Patent #:
|
|
Issue Dt:
|
05/24/1994
|
Application #:
|
07919715
|
Filing Dt:
|
07/24/1992
|
Title:
|
SEGMENTED COLUMN MEMORY ARRAY
|
|
|
Patent #:
|
|
Issue Dt:
|
06/27/1995
|
Application #:
|
07948175
|
Filing Dt:
|
09/21/1992
|
Title:
|
LATENT DEFECT HANDLING IN EEPROM DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
03/22/1994
|
Application #:
|
07963838
|
Filing Dt:
|
10/20/1992
|
Title:
|
FLASH EEPROM SYSTEM
|
|
|
Patent #:
|
|
Issue Dt:
|
05/23/1995
|
Application #:
|
07963851
|
Filing Dt:
|
10/20/1992
|
Title:
|
FLASH EEPROM SYSTEM WITH ERASE SECTOR SELECT
|
|
|
Patent #:
|
|
Issue Dt:
|
06/06/1995
|
Application #:
|
08089175
|
Filing Dt:
|
07/08/1993
|
Title:
|
METHOD AND CIRCUIT FOR SIMULTANEOUSLY PROGRAMMING AND VERIFYING THE PROGRAMMING OF SELECTED EEPROM CELLS
|
|
|
Patent #:
|
|
Issue Dt:
|
01/10/1995
|
Application #:
|
08117219
|
Filing Dt:
|
09/03/1993
|
Title:
|
DENSE VERTICAL PROGRAMMABLE READ ONLY MEMORY CELL STRUCTURES AND PROCESSES FOR MAKING THEM
|
|
|
Patent #:
|
|
Issue Dt:
|
03/07/1995
|
Application #:
|
08148932
|
Filing Dt:
|
11/08/1993
|
Title:
|
STREAMLINED WRITE OPERATION FOR EEPROM SYSTEM
|
|
|
Patent #:
|
|
Issue Dt:
|
11/29/1994
|
Application #:
|
08149602
|
Filing Dt:
|
11/08/1993
|
Title:
|
METHOD FOR OPTIMUM ERASING OF EEPROM
|
|
|
Patent #:
|
|
Issue Dt:
|
07/25/1995
|
Application #:
|
08157573
|
Filing Dt:
|
11/24/1993
|
Title:
|
CHARGE PUMP CIRCUIT WITH EXPONETRAL MULTIPLICATION
|
|
|
Patent #:
|
|
Issue Dt:
|
08/01/1995
|
Application #:
|
08252052
|
Filing Dt:
|
06/01/1994
|
Title:
|
FLASH EEPROM ARRAY DATA AND HEADER FILE STRUCTURE
|
|