Patent Assignment Details
NOTE:Results display only for issued patents and published applications.
For pending or abandoned applications please consult USPTO staff.
|
| Reel/Frame: | 008663/0400 | |
| Pages: | 5 |
| | Recorded: | 07/03/1997 | | |
| Conveyance: | ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). |
|
|
Total properties:
1
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/27/2001
|
Application #:
|
08887742
|
Filing Dt:
|
07/03/1997
|
|
Title:
|
CAPACITORS, DRAM ARRAYS, MONOLITHIC INTEGRATED CIRCUITS, AND METHODS OF FORMING CAPACITORS, DRAM ARRAYS, AND MONOLITHIC INTEGRATED CIRCUITS
|
|
|
Assignee
|
|
|
|
|
| 8000 SOUTH FEDERAL WAY |
| BOISE, IDAHO 83706 |
|
|
Correspondence name and address
|
| |
WELLS, ST. JOHN, ROBERTS, ET AL.
|
| |
MARK S. MATKIN
|
| |
601 W. FIRST AVENUE, STE. 1300
|
| |
SPOKANE, WA 99204-0317
|
Search Results as of:
05/11/2024 06:33 PM
If you have any comments or questions concerning the data displayed,
contact
PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified:
August 25, 2017 v.2.6
|
