Patent Assignment Details
NOTE:Results display only for issued patents and published applications.
For pending or abandoned applications please consult USPTO staff.
|
| Reel/Frame: | 010580/0536 | |
| Pages: | 3 |
| | Recorded: | 02/23/2000 | | |
| Conveyance: | ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). |
|
|
Total properties:
1
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/28/2002
|
Application #:
|
09511327
|
Filing Dt:
|
02/23/2000
|
|
Title:
|
SEMICONDUCTOR INTEGRATED CIRCUIT EQUIPPED WITH FUNCTION FOR CONTROLLING THE QUANTITY OF PROCESSING PER UNIT TIME LENGTH BY DETECTING INTERNALLY ARISING DELAY
|
|
|
Assignee
|
|
|
|
|
| 7-1, SHIBA 5-CHOME, MINATO-KU |
| TOKYO, JAPAN |
|
|
Correspondence name and address
|
| |
MCGINN & GIBB, P.C.
|
| |
SEAN M. MCGINN, ESQ.
|
| |
1701 CLARENDON BOULEVARD, SUITE 100
|
| |
ARLINGTON, VA 22209
|
Search Results as of:
05/22/2024 09:10 AM
If you have any comments or questions concerning the data displayed,
contact
PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified:
August 25, 2017 v.2.6
|
