Patent Assignment Details
NOTE:Results display only for issued patents and published applications.
For pending or abandoned applications please consult USPTO staff.
|
| Reel/Frame: | 011791/0709 | |
| Pages: | 5 |
| | Recorded: | 05/04/2001 | | |
| Conveyance: | ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). |
|
|
Total properties:
1
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/14/2003
|
Application #:
|
09849720
|
Filing Dt:
|
05/04/2001
|
|
Publication #:
|
|
Pub Dt:
|
11/07/2002
| | | | |
|
Title:
|
LOW VOLTAGE TRANSIENT VOLTAGE SUPPRESSOR AND METHOD OF MAKING
|
|
|
Assignee
|
|
|
|
|
| PATENT ADMINSTRATION DEPT. - MD A230 |
| P.O. BOX 62890 |
| PHOENIX, ARIZONA 85082 |
|
|
Correspondence name and address
|
| |
ON SEMICONDUCTOR
|
| |
MICHAEL T. WALLACE
|
| |
PATENT ADMINISTRATION DEPT- MD A230
|
| |
P.O. BOX 62890
|
| |
PHOENIX, AZ 85082-2890
|
Search Results as of:
05/13/2024 11:42 AM
If you have any comments or questions concerning the data displayed,
contact
PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified:
August 25, 2017 v.2.6
|
