Patent Assignment Details
NOTE:Results display only for issued patents and published applications.
For pending or abandoned applications please consult USPTO staff.
|
Reel/Frame: | 012934/0521 | |
| Pages: | 2 |
| | Recorded: | 05/23/2002 | | |
Conveyance: | ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). |
|
Total properties:
1
|
|
Patent #:
|
|
Issue Dt:
|
09/23/2003
|
Application #:
|
10152689
|
Filing Dt:
|
05/23/2002
|
Publication #:
|
|
Pub Dt:
|
12/26/2002
| | | | |
Title:
|
SEMICONDUCTOR INTEGRATED CIRCUIT DEVICE PROVIDED WITH A SELF-TESTING CIRCUIT FOR CARRYING OUT AN
ANALYSIS FOR REPAIR BY USING A REDUNDANT MEMORY CELL
|
|
Assignee
|
|
|
CHIYODA-KU |
2-3, MARUNOUCHI 2-CHOME |
TOKYO 100-8310, JAPAN |
|
Correspondence name and address
|
|
MCDERMOTT, WILL & EMERY
|
|
STEPHEN A. BECKER
|
|
600 13TH STREET, N.W.
|
|
WASHINGTON, D.C. 20005
|
Search Results as of:
05/14/2024 11:22 PM
If you have any comments or questions concerning the data displayed,
contact
PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified:
August 25, 2017 v.2.6
|