skip navigationU S P T O SealUnited States Patent and Trademark Office AOTW logo
Home|Site Index|Search|Guides|Contacts|eBusiness|eBiz alerts|News|Help
Assignments on the Web > Patent Query
Patent Assignment Details
NOTE:Results display only for issued patents and published applications. For pending or abandoned applications please consult USPTO staff.

Reel/Frame:013405/0255   Pages: 12
Recorded: 10/15/2002
Conveyance: CORRECTIVE ASSIGNMENT PREVIOUSLY RECORDED AT REEL 012800 FRAME 0675. (ASSIGNMENT OF ASSIGNOR'S INTEREST)
Total properties: 1
1
Patent #:
Issue Dt:
12/13/2005
Application #:
10032757
Filing Dt:
12/27/2001
Title:
METHOD AND SYSTEM FOR FORMING DUAL GATE STRUCTURES IN A NONVOLATILE MEMORY USING A PROTECTIVE LAYER
Assignors
1
Exec Dt:
09/26/2002
2
Exec Dt:
08/01/2002
3
Exec Dt:
08/01/2002
4
Exec Dt:
08/01/2002
5
Exec Dt:
08/01/2002
6
Exec Dt:
08/01/2002
7
Exec Dt:
09/12/2002
8
Exec Dt:
08/01/2002
Assignees
1
1 AMD PLACE
SUNNYVALE, CALIFORNIA 94088-3453
2
1-1 KAMIKODANAKA, 4-CHOME
NAKAHARA-KU KAWASAKI-SHI
KANAGAWA, 211-88, JAPAN
Correspondence name and address
SAWYER LAW GROUP LLP
JOSEPH A. SAWYER, JR.
P.O. BOX 51418
PALO ALTO, CA 94303

Search Results as of: 05/03/2024 01:55 PM
If you have any comments or questions concerning the data displayed, contact PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified: August 25, 2017 v.2.6
| .HOME | INDEX| SEARCH | eBUSINESS | CONTACT US | PRIVACY STATEMENT