Patent Assignment Details
NOTE:Results display only for issued patents and published applications.
For pending or abandoned applications please consult USPTO staff.
|
| Reel/Frame: | 013573/0020 | |
| Pages: | 10 |
| | Recorded: | 04/10/2003 | | |
| Conveyance: | ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). |
|
|
Total properties:
9
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/17/2004
|
Application #:
|
09472037
|
Filing Dt:
|
12/27/1999
|
|
Title:
|
DATA PROCESSOR AND METHOD OF PROCESSING DATA
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/06/2003
|
Application #:
|
09605737
|
Filing Dt:
|
06/29/2000
|
|
Title:
|
FAULT PROPAGATION PATH ESTIMATING METHOD, FAULT PROPAGATION PATH ESTIMATING APPARATUS AND RECORDING MEDIA
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/18/2003
|
Application #:
|
09609257
|
Filing Dt:
|
06/30/2000
|
|
Title:
|
BOOST CIRCUIT WITH SEQUENTIALLY DELAYED ACTIVATION OF PUMP CIRCUIT STAGES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/29/2002
|
Application #:
|
09686808
|
Filing Dt:
|
10/12/2000
|
|
Title:
|
BALL GRID ARRAY TYPE SEMICONDUCTOR DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/11/2003
|
Application #:
|
09790491
|
Filing Dt:
|
02/23/2001
|
|
Publication #:
|
|
Pub Dt:
|
10/18/2001
| | | | |
|
Title:
|
HIGH VOLTAGE GENERATING CIRCUIT IMPROVED IN PARASITIC CAPACITANCE OF VOLTAGE-DIVIDING RESISTANCE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/18/2003
|
Application #:
|
09803923
|
Filing Dt:
|
03/13/2001
|
|
Publication #:
|
|
Pub Dt:
|
10/04/2001
| | | | |
|
Title:
|
INTERMEDIATE VOLTAGE CONTROL CIRCUIT HAVING REDUCED POWER CONSUMPTION FIVE
|
|
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
09904460
|
Filing Dt:
|
07/16/2001
|
|
Publication #:
|
|
Pub Dt:
|
01/24/2002
| | | | |
|
Title:
|
Human-machine interface system mediating human-computer interaction in communication of information on network
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/11/2003
|
Application #:
|
09906064
|
Filing Dt:
|
07/17/2001
|
|
Publication #:
|
|
Pub Dt:
|
01/17/2002
| | | | |
|
Title:
|
H-BRIDGE MOTOR DRIVING CIRCUIT FOUR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/18/2004
|
Application #:
|
10055976
|
Filing Dt:
|
01/28/2002
|
|
Publication #:
|
|
Pub Dt:
|
08/01/2002
| | | | |
|
Title:
|
POWER SUPPLY VOLTAGE DETECTION CIRCUIT AND POWER SUPPLY VOLTAGE DETECTION METHOD
|
|
|
Assignee
|
|
|
|
|
| 1753 SHIMONUMABE, NAKAHARA-KU, KAWASAKI |
| KANAGAWA 211-8668, JAPAN |
|
|
Correspondence name and address
|
| |
YOUNG & THOMPSON
|
| |
BENOIT CASTEL
|
| |
745 SOUTH 23RD STREET
|
| |
23ND FLOOR
|
| |
ARLINGTON, VA 22202
|
Search Results as of:
05/02/2024 01:09 AM
If you have any comments or questions concerning the data displayed,
contact
PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified:
August 25, 2017 v.2.6
|
