Patent Assignment Details
NOTE:Results display only for issued patents and published applications.
For pending or abandoned applications please consult USPTO staff.
|
| Reel/Frame: | 014776/0468 | |
| Pages: | 2 |
| | Recorded: | 08/01/2003 | | |
| Conveyance: | ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). |
|
|
Total properties:
1
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/02/2005
|
Application #:
|
10467031
|
Filing Dt:
|
08/01/2003
|
|
Publication #:
|
|
Pub Dt:
|
04/29/2004
| | | | |
|
Title:
|
SEMICONDUCTOR MEMORY AND METHOD FOR ENTERING ITS OPERATION MODE
|
|
|
Assignee
|
|
|
|
|
| 1753 SHIMONUMABE, NAKAHARA-KU |
| KAWASAKI, KANAGAWA 211-8668, JAPAN |
|
|
Correspondence name and address
|
| |
CHOATE, HALL & STEWART
|
| |
PATENT GROUP
|
| |
EXCHANGE PLACE, 53 STREET
|
| |
BOSTON, MA 02109-2804
|
Search Results as of:
05/07/2024 03:36 AM
If you have any comments or questions concerning the data displayed,
contact
PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified:
August 25, 2017 v.2.6
|
