Patent Assignment Details
NOTE:Results display only for issued patents and published applications.
For pending or abandoned applications please consult USPTO staff.
|
Reel/Frame: | 015400/0995 | |
| Pages: | 2 |
| | Recorded: | 11/24/2004 | | |
Conveyance: | ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). |
|
Total properties:
2
|
|
Patent #:
|
|
Issue Dt:
|
07/17/2001
|
Application #:
|
09050416
|
Filing Dt:
|
03/31/1998
|
Title:
|
SEMICONDUCTOR INTEGRATED CIRCUIT DEVICE, AND FABRICATION PROCESS AND DESIGNING METHOD THEREOF
|
|
|
Patent #:
|
|
Issue Dt:
|
08/13/2002
|
Application #:
|
09846260
|
Filing Dt:
|
05/02/2001
|
Publication #:
|
|
Pub Dt:
|
09/20/2001
| | | | |
Title:
|
SEMICONDUCTOR INTEGRATED CIRCUIT DEVICE
|
|
Assignee
|
|
|
4-1, MARUNOUCHI 2-CHOME |
CHIYODA-KU, TOKYO, JAPAN |
|
Correspondence name and address
|
|
ANTONELLI, TERRY, STOUT ET AL.
|
|
ALAN E. SCHIAVELLI
|
|
1300 N. 17TH STREET
|
|
SUITE 1800
|
|
ARLINGTON, VA 22209
|
Search Results as of:
05/17/2024 02:28 PM
If you have any comments or questions concerning the data displayed,
contact
PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified:
August 25, 2017 v.2.6
|