Patent Assignment Details
NOTE:Results display only for issued patents and published applications.
For pending or abandoned applications please consult USPTO staff.
|
| Reel/Frame: | 018797/0460 | |
| Pages: | 4 |
| | Recorded: | 01/25/2007 | | |
| Attorney Dkt #: | 005707 |
| Conveyance: | ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). |
|
|
Total properties:
9
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/22/1998
|
Application #:
|
08610309
|
Filing Dt:
|
03/04/1996
|
|
Title:
|
SEMICONDUCTOR INTEGRATED CIRCUIT DEVICE HAVING GATE OR ACTIVE PATTERNED TO ALLOW FOR MISALIGINMENT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/25/2000
|
Application #:
|
09084107
|
Filing Dt:
|
05/26/1998
|
|
Title:
|
SEMICONDUCTOR DEVICE WITH INCREASED REPLACEMENT EFFICIENCY BY REDUNDANT MEMORY CELL ARRAYS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/18/2000
|
Application #:
|
09099404
|
Filing Dt:
|
06/18/1998
|
|
Title:
|
SEMICONDUCTOR MEMORY DEVICE WHICH CAN BE SET ONE FROM MULTIPLE THRESHOLD VALUE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/30/1999
|
Application #:
|
09127866
|
Filing Dt:
|
08/03/1998
|
|
Title:
|
SEMICONDUCTOR MEMORY DEVICE HAVING N-CHANNEL MOS TRANSISTOR FOR PULLING UP PMOS SOURCES OF SENSE AMPLIFIERS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/25/2000
|
Application #:
|
09146955
|
Filing Dt:
|
09/04/1998
|
|
Title:
|
SEMICONDUCTOR DEVICE HAVING VARIABLE DELAY CIRCUIT HAVING MULTI-LAYERED SEMICONDUCTOR STRUCTURE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/09/2000
|
Application #:
|
09267229
|
Filing Dt:
|
03/12/1999
|
|
Title:
|
SEMICONDUCTOR INTEGRATED CIRCUIT DEVICE HAVING CLAMP CIRCUIT FOR ACCELERATING DATA TRANSFER ON DATA BUS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/10/2001
|
Application #:
|
09302415
|
Filing Dt:
|
04/30/1999
|
|
Title:
|
REFERENCE TYPE INPUT FIRST STAGE CIRCUIT IN A SEMICONDUCTOR INTEGRATED CIRCUIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/18/2003
|
Application #:
|
09433969
|
Filing Dt:
|
11/04/1999
|
|
Publication #:
|
|
Pub Dt:
|
06/13/2002
| | | | |
|
Title:
|
ELECTRONIC DEVICE, SEMICONDUCTOR DEVICE, AND ELECTRODE FORMING METHOD
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/08/2002
|
Application #:
|
09764481
|
Filing Dt:
|
01/17/2001
|
|
Publication #:
|
|
Pub Dt:
|
07/19/2001
| | | | |
|
Title:
|
SEMICONDUCTOR MEMORY DEVICE
|
|
|
Assignee
|
|
|
|
|
| 2-1, YAESU 2-CHOME, CHUO-KU, |
| TOKYO, JAPAN |
|
|
Correspondence name and address
|
| |
HOWARD L. BERNSTEIN
|
| |
2100 PENNSYLVANIA AVENUE
|
| |
WASHINGTON, DC 20037
|
Search Results as of:
05/21/2024 02:35 AM
If you have any comments or questions concerning the data displayed,
contact
PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified:
August 25, 2017 v.2.6
|
