skip navigationU S P T O SealUnited States Patent and Trademark Office AOTW logo
Home|Site Index|Search|Guides|Contacts|eBusiness|eBiz alerts|News|Help
Assignments on the Web > Patent Query
Patent Assignment Details
NOTE:Results display only for issued patents and published applications. For pending or abandoned applications please consult USPTO staff.

Reel/Frame:020317/0511   Pages: 8
Recorded: 01/04/2008
Attorney Dkt #:106,436-028
Conveyance: RELEASE OF SECURITY INTEREST IN PATENTS
Total properties: 20
1
Patent #:
Issue Dt:
10/16/2007
Application #:
09689680
Filing Dt:
10/13/2000
Title:
CORRELATOR
2
Patent #:
Issue Dt:
02/01/2005
Application #:
09689681
Filing Dt:
10/13/2000
Title:
SPREAD SPECTRUM RECEIVER
3
Patent #:
Issue Dt:
06/21/2005
Application #:
09689750
Filing Dt:
10/13/2000
Title:
SIGNAL ACQUISITION SYSTEM FOR SPREAD SPECTRUM RECEIVER
4
Patent #:
Issue Dt:
03/07/2006
Application #:
09689854
Filing Dt:
10/13/2000
Title:
MATCHED FILTER AND SPREAD SPECTRUM RECEIVER
5
Patent #:
Issue Dt:
09/11/2007
Application #:
10724322
Filing Dt:
11/26/2003
Publication #:
Pub Dt:
08/26/2004
Title:
SYSTEM AND METHOD FOR NETWORKING A PLURALITY OF NODES
6
Patent #:
Issue Dt:
10/03/2006
Application #:
10724323
Filing Dt:
11/26/2003
Publication #:
Pub Dt:
08/26/2004
Title:
SYSTEM AND METHOD FOR PROVIDING SECURE COMMUNICATION BETWEEN NETWORK NODES
7
Patent #:
Issue Dt:
10/24/2006
Application #:
10724324
Filing Dt:
11/26/2003
Publication #:
Pub Dt:
08/26/2004
Title:
SYSTEM AND METHOD OF UTILIZING POSITIONING RECEIVER HARDWARE FOR NETWORK-BASED TRANSCEIVER APPLICATIONS
8
Patent #:
NONE
Issue Dt:
Application #:
11271023
Filing Dt:
11/10/2005
Publication #:
Pub Dt:
05/18/2006
Title:
Quadrature voltage controlled oscillator for global positioning system frequencies
9
Patent #:
Issue Dt:
01/08/2013
Application #:
11271121
Filing Dt:
11/10/2005
Publication #:
Pub Dt:
04/24/2008
Title:
GLITCHLESS CLOCK MULTIPLEXER CONTROLLED BY AN ASYNCHRONOUS SELECT SIGNAL
10
Patent #:
Issue Dt:
03/17/2009
Application #:
11271342
Filing Dt:
11/10/2005
Publication #:
Pub Dt:
06/01/2006
Title:
AUTOMATIC MODE SETTING AND POWER RAMP COMPENSATOR FOR SYSTEM POWER ON CONDITIONS
11
Patent #:
NONE
Issue Dt:
Application #:
11271343
Filing Dt:
11/10/2005
Publication #:
Pub Dt:
06/01/2006
Title:
Method to eliminate PLL lock-up during power up for high frequency synthesizer
12
Patent #:
Issue Dt:
01/30/2007
Application #:
11271729
Filing Dt:
11/10/2005
Publication #:
Pub Dt:
05/18/2006
Title:
TWO-BIT OFFSET CANCELLING A/D CONVERTER WITH IMPROVED COMMON MODE REJECTION AND THRESHOLD SENSITIVITY
13
Patent #:
Issue Dt:
12/30/2008
Application #:
11273376
Filing Dt:
11/14/2005
Publication #:
Pub Dt:
05/18/2006
Title:
AUTOMATIC GAIN CONTROL AND TUNED LOW NOISE AMPLIFIER FOR PROCESS-INDEPENDENT GAIN SYSTEMS
14
Patent #:
Issue Dt:
11/20/2007
Application #:
11317189
Filing Dt:
12/22/2005
Publication #:
Pub Dt:
07/13/2006
Title:
ILLUMINATION SYSTEM AND DISPLAY SYSTEM EMPLOYING SAME
15
Patent #:
Issue Dt:
11/27/2012
Application #:
11372828
Filing Dt:
03/10/2006
Publication #:
Pub Dt:
09/16/2010
Title:
SYSTEM AND METHOD FOR PROVIDING SECURE COMMUNICATION BETWEEN NETWORK NODES
16
Patent #:
Issue Dt:
03/23/2010
Application #:
11409799
Filing Dt:
04/24/2006
Publication #:
Pub Dt:
10/25/2007
Title:
METHOD AND APPARATUS FOR ADAPTING A RECEIVER FREQUENCY PLAN ACCORDING TO LOCATION
17
Patent #:
Issue Dt:
12/23/2008
Application #:
11543148
Filing Dt:
10/05/2006
Publication #:
Pub Dt:
04/12/2007
Title:
STANDARD CELL LIBRARY, METHOD OF DESIGNING SEMICONDUCTOR INTEGRATED CIRCUIT, SEMICONDUCTOR INTEGRATED CIRCUIT PATTERN, AND SEMICONDUCTOR INTEGRATED CIRCUIT
18
Patent #:
Issue Dt:
01/20/2009
Application #:
11544246
Filing Dt:
10/06/2006
Publication #:
Pub Dt:
02/08/2007
Title:
SYSTEM AND METHOD OF UTILIZING POSITIONING RECEIVER HARDWARE FOR NETWORK-BASED TRANSCEIVER APPLICATIONS
19
Patent #:
Issue Dt:
01/31/2012
Application #:
11551113
Filing Dt:
10/19/2006
Publication #:
Pub Dt:
04/19/2007
Title:
CONFIGURABLE BASEBAND IN A GPS RECEIVER
20
Patent #:
Issue Dt:
05/27/2008
Application #:
11611276
Filing Dt:
12/15/2006
Publication #:
Pub Dt:
04/12/2007
Title:
TWO-BIT OFFSET CANCELLING A/D CONVERTER WITH IMPROVED COMMON MODE REJECTION AND THRESHOLD SENSITIVITY
Assignor
1
Exec Dt:
01/02/2008
Assignee
1
8 HUGHES
IRVINE, CALIFORNIA 92618
Correspondence name and address
BERYL E. ARBIT
400 SOUTH HOPE STREET
O'MELVENY & MYERS LLP
LOS ANGELES, CA 90071

Search Results as of: 05/15/2024 04:43 AM
If you have any comments or questions concerning the data displayed, contact PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified: August 25, 2017 v.2.6
| .HOME | INDEX| SEARCH | eBUSINESS | CONTACT US | PRIVACY STATEMENT