Patent Assignment Details
NOTE:Results display only for issued patents and published applications.
For pending or abandoned applications please consult USPTO staff.
|
| Reel/Frame: | 021876/0496 | |
| Pages: | 3 |
| | Recorded: | 11/24/2008 | | |
| Attorney Dkt #: | 43496.00001 |
| Conveyance: | CHANGE OF NAME (SEE DOCUMENT FOR DETAILS). |
|
|
Total properties:
6
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/12/1999
|
Application #:
|
08594763
|
Filing Dt:
|
01/31/1996
|
|
Title:
|
FLOATING POINT UNIT PIPELINE SYNCHRONIZED WITH PROCESSOR PIPELINE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/08/1998
|
Application #:
|
08650415
|
Filing Dt:
|
05/20/1996
|
|
Title:
|
PHASE LINKING OF OUTPUT CLOCK WITH MASTER CLOCK IN MEMORY ARCHITECTURE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/28/2000
|
Application #:
|
08733869
|
Filing Dt:
|
10/17/1996
|
|
Title:
|
METHOD AND APPARATUS FOR FAST CLOCK RECOVERY PHASE-LOCKED LOOP WITH TRAINING CAPABILITY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/02/1999
|
Application #:
|
08863039
|
Filing Dt:
|
05/23/1997
|
|
Title:
|
HYBRID PHASE-LOCKED LOOP EMPLOYING ANALOG AND DIGTAL LOOP FILTERS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/01/2001
|
Application #:
|
08942854
|
Filing Dt:
|
10/02/1997
|
|
Title:
|
MEMORY SYSTEM ARCHITECTURE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/01/2001
|
Application #:
|
09071868
|
Filing Dt:
|
05/01/1998
|
|
Title:
|
REMOTE COMPUTER INTERFACE
|
|
|
Assignee
|
|
|
|
|
| 450 HOLGER WAY |
| SAN JOSE, CALIFORNIA 95134 |
|
|
Correspondence name and address
|
| |
SQUIRE SANDERS & DEMPSEY LLP
|
| |
ONE MARITIME PLAZA
|
| |
SUITE 300
|
| |
SAN FRANCISCO, CA 94111
|
Search Results as of:
05/22/2024 12:24 AM
If you have any comments or questions concerning the data displayed,
contact
PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified:
August 25, 2017 v.2.6
| 
