Patent Assignment Details
NOTE:Results display only for issued patents and published applications.
For pending or abandoned applications please consult USPTO staff.
|
Reel/Frame: | 024300/0850 | |
| Pages: | 8 |
| | Recorded: | 04/28/2010 | | |
Conveyance: | CHANGE OF NAME (SEE DOCUMENT FOR DETAILS). |
|
Total properties:
8
|
|
Patent #:
|
|
Issue Dt:
|
11/16/2004
|
Application #:
|
10762071
|
Filing Dt:
|
01/20/2004
|
Title:
|
METHOD FOR ERASING A MEMORY SECTOR IN VIRTUAL GROUND ARCHITECTURE WITH REDUCED LEAKAGE CURRENT
|
|
|
Patent #:
|
|
Issue Dt:
|
09/04/2007
|
Application #:
|
10799413
|
Filing Dt:
|
03/12/2004
|
Title:
|
AVOIDING FIELD OXIDE GOUGING IN SHALLOW TRENCH ISOLATION (STI) REGIONS
|
|
|
Patent #:
|
|
Issue Dt:
|
12/15/2009
|
Application #:
|
10823970
|
Filing Dt:
|
04/13/2004
|
Title:
|
SEMICONDUCTOR DEVICE HAVING A PAD METAL LAYER AND A LOWER METAL LAYER THAT ARE ELECTRICALLY COUPLED, WHEREAS APERTURES ARE FORMED IN THE LOWER METAL LAYER BELOW A CENTER AREA OF THE PAD METAL LAYER
|
|
|
Patent #:
|
|
Issue Dt:
|
10/16/2007
|
Application #:
|
10838962
|
Filing Dt:
|
05/04/2004
|
Title:
|
METHOD FOR MINIMIZING FALSE DETECTION OF STATES IN FLASH MEMORY DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
12/19/2006
|
Application #:
|
10859369
|
Filing Dt:
|
06/01/2004
|
Title:
|
METHOD AND DEVICE FOR REDUCING INTERFACE AREA OF A MEMORY DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
06/05/2007
|
Application #:
|
10861575
|
Filing Dt:
|
06/04/2004
|
Title:
|
METHOD AND SYSTEM FOR IMPROVING THE TOPOGRAPHY OF A MEMORY ARRAY
|
|
|
Patent #:
|
|
Issue Dt:
|
09/09/2008
|
Application #:
|
10896292
|
Filing Dt:
|
07/20/2004
|
Title:
|
APPARATUS AND METHOD FOR A MEMORY ARRAY WITH SHALLOW TRENCH ISOLATION REGIONS BETWEEN BIT LINES FOR INCREASED PROCESS MARGINS
|
|
|
Patent #:
|
|
Issue Dt:
|
01/02/2007
|
Application #:
|
10917562
|
Filing Dt:
|
08/13/2004
|
Title:
|
USING THIN UNDOPED TEOS WITH BPTEOS ILD OR BPTEOS ILD ALONE TO IMPROVE CHARGE LOSS AND CONTACT RESISTANCE IN MULTI BIT MEMORY DEVICES
|
|
Assignee
|
|
|
915 DEGUIGNE DRIVE |
M/S 250 |
SUNNYVALE, CALIFORNIA 94088 |
|
Correspondence name and address
|
|
PETER Y. WANG
|
|
915 DEGUIGNE DRIVE
|
|
M/S 250
|
|
SUNNYVALE, CA 94088
|
Search Results as of:
05/07/2024 07:13 AM
If you have any comments or questions concerning the data displayed,
contact
PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified:
August 25, 2017 v.2.6
|