skip navigationU S P T O SealUnited States Patent and Trademark Office AOTW logo
Home|Site Index|Search|Guides|Contacts|eBusiness|eBiz alerts|News|Help
Assignments on the Web > Patent Query
Patent Assignment Details
NOTE:Results display only for issued patents and published applications. For pending or abandoned applications please consult USPTO staff.

Reel/Frame:025632/0175   Pages: 43
Recorded: 01/10/2011
Conveyance: MERGER AND CHANGE OF NAME
Total properties: 16
1
Patent #:
Issue Dt:
07/22/2003
Application #:
09410567
Filing Dt:
10/01/1999
Title:
MICROPROCESSOR HAVING IMPROVED MEMORY MANAGEMENT UNIT AND CACHE MEMORY
2
Patent #:
Issue Dt:
08/03/2004
Application #:
09410682
Filing Dt:
10/01/1999
Title:
PROCESSOR ARCHITECTURE AND OPERATION FOR EXPLOITING IMPROVED BRANCH CONTROL INSTRUCTION
3
Patent #:
Issue Dt:
09/30/2003
Application #:
09410693
Filing Dt:
10/01/1999
Title:
METHOD FOR LOADING INSTRUCTIONS OR DATA INTO A LOCKED WAY OF A CACHE MEMORY
4
Patent #:
Issue Dt:
05/18/2004
Application #:
09655465
Filing Dt:
09/05/2000
Title:
DATA PROCESSOR
5
Patent #:
Issue Dt:
06/08/2004
Application #:
10172290
Filing Dt:
06/13/2002
Publication #:
Pub Dt:
03/06/2003
Title:
SINGLE-CHIP MICROCOMPUTER WITH INTEGRAL CLOCK GENERATING UNIT PROVIDING CLOCK SIGNALS TO CPU, INTERNAL CIRCUIT MODULES AND SYNCHRONOUSLY CONTROLLING EXTERNAL DYNAMIC MEMORY
6
Patent #:
Issue Dt:
06/27/2006
Application #:
10201402
Filing Dt:
07/22/2002
Publication #:
Pub Dt:
12/05/2002
Title:
MICROCOMPUTER
7
Patent #:
Issue Dt:
05/11/2004
Application #:
10264618
Filing Dt:
10/04/2002
Publication #:
Pub Dt:
12/18/2003
Title:
SINGLE-CHIP MICROCOMPUTER WITH HIERARCHICAL INTERNAL BUS STRUCTURE HAVING DATA AND ADDRESS SIGNAL LINES COUPLING CPU WITH OTHER PROCESSING ELEMENTS
8
Patent #:
Issue Dt:
08/03/2004
Application #:
10288343
Filing Dt:
11/04/2002
Publication #:
Pub Dt:
04/10/2003
Title:
PIPELINED PROCESSOR EXECUTING LOGICAL OR MATHEMATICAL OPERATION SPECIFYING COMPARE FOLDED BRANCH INSTRUCTION
9
Patent #:
Issue Dt:
09/14/2004
Application #:
10337758
Filing Dt:
01/07/2003
Publication #:
Pub Dt:
08/28/2003
Title:
DATA PROCESSING SYSTEM HAVING A CARD TYPE INTERFACE WITH ASSIGNED ADDRESSING
10
Patent #:
Issue Dt:
10/04/2005
Application #:
10415296
Filing Dt:
04/28/2003
Publication #:
Pub Dt:
03/04/2004
Title:
GASKETS FOR SUBSTRATE CONTAINERS AND SUBSTRATE CONTAINER EQUIPPED WITH THE SAME
11
Patent #:
Issue Dt:
07/10/2007
Application #:
10640855
Filing Dt:
08/13/2003
Publication #:
Pub Dt:
02/17/2005
Title:
DATA PROCESSOR AND IP MODULE FOR DATA PROCESSOR
12
Patent #:
Issue Dt:
09/19/2006
Application #:
10824260
Filing Dt:
04/13/2004
Publication #:
Pub Dt:
09/30/2004
Title:
DATA PROCESSOR
13
Patent #:
Issue Dt:
01/02/2007
Application #:
10869760
Filing Dt:
06/15/2004
Publication #:
Pub Dt:
11/11/2004
Title:
BRANCH CONTROL MEMORY
14
Patent #:
Issue Dt:
04/22/2008
Application #:
11354622
Filing Dt:
02/14/2006
Publication #:
Pub Dt:
10/05/2006
Title:
MICROCOMPUTER
15
Patent #:
Issue Dt:
07/07/2009
Application #:
12075131
Filing Dt:
03/07/2008
Publication #:
Pub Dt:
11/27/2008
Title:
MICROCOMPUTER
16
Patent #:
NONE
Issue Dt:
Application #:
12151390
Filing Dt:
05/05/2008
Publication #:
Pub Dt:
10/23/2008
Title:
Single-chip microcomputer
Assignor
1
Exec Dt:
04/01/2010
Assignee
1
NIPPON BLDG. 6-2 OTEMACHI 2-CHOME
CHIYODA-KU TOKYO, JAPAN 100-0004
Correspondence name and address
ALAN R LOUDERMILK
511 N WASHINGTON AVENUE
MARSHALL, TX 75670

Search Results as of: 05/15/2024 03:16 PM
If you have any comments or questions concerning the data displayed, contact PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified: August 25, 2017 v.2.6
| .HOME | INDEX| SEARCH | eBUSINESS | CONTACT US | PRIVACY STATEMENT