Total properties:
25
|
|
Patent #:
|
|
Issue Dt:
|
01/28/1997
|
Application #:
|
08476765
|
Filing Dt:
|
06/07/1995
|
Title:
|
SEMICONDUCTOR MEMORY SYSTEM
|
|
|
Patent #:
|
|
Issue Dt:
|
05/27/1997
|
Application #:
|
08561261
|
Filing Dt:
|
11/21/1995
|
Title:
|
SEMICONDUCTOR MEMORY WHEREIN A SIGNAL SELECTIVELY SUBSTITUTES A REDUNDANT MEMORY CELL LINK FOR A FAULTY ORDINARY MEMORY CELL LINK
|
|
|
Patent #:
|
|
Issue Dt:
|
10/29/1996
|
Application #:
|
08563940
|
Filing Dt:
|
11/29/1995
|
Title:
|
SEMICONDUCTOR MEMORY DEVICE INCORPORATING REDUNDANCY MEMORY CELLS
|
|
|
Patent #:
|
|
Issue Dt:
|
12/30/1997
|
Application #:
|
08683218
|
Filing Dt:
|
07/18/1996
|
Title:
|
METHOD OF WRITE TO GRAPHIC MEMORY WHERE MEMORY CELLS DESIGNATED BY PLURALITY OF ADDRESSES SELECTED SIMULTANEOUSLY FOR ONE ROW ADDRESS ARE WRITTEN
|
|
|
Patent #:
|
|
Issue Dt:
|
05/05/1998
|
Application #:
|
08790800
|
Filing Dt:
|
01/30/1997
|
Title:
|
DATA TRANSFER SYSTEM FOR AN INTEGRATED CIRCUIT, CAPABLE OF SHORTENING A DATA TRANSFER CYCLE
|
|
|
Patent #:
|
|
Issue Dt:
|
03/23/1999
|
Application #:
|
09123005
|
Filing Dt:
|
07/27/1998
|
Title:
|
SEMICONDUCTOR INTEGRATED CIRCUIT DEVICE HAVING SYNCHRONOUS FUNCTION WITH A PLURALITY OF EXTERNAL CLOCKS
|
|
|
Patent #:
|
|
Issue Dt:
|
02/21/2006
|
Application #:
|
10065195
|
Filing Dt:
|
09/25/2002
|
Publication #:
|
|
Pub Dt:
|
03/25/2004
| | | | |
Title:
|
REFRESH CONTROL CIRCUIT FOR ICS WITH A MEMORY ARRAY
|
|
|
Patent #:
|
|
Issue Dt:
|
08/28/2007
|
Application #:
|
11246046
|
Filing Dt:
|
10/07/2005
|
Publication #:
|
|
Pub Dt:
|
04/27/2006
| | | | |
Title:
|
MEMORY CIRCUIT WITH FLEXIBLE BITLINE-RELATED AND/OR WORDLINE-RELATED DEFECT MEMORY CELL SUBSTITUTION
|
|
|
Patent #:
|
|
Issue Dt:
|
10/29/2013
|
Application #:
|
12913022
|
Filing Dt:
|
10/27/2010
|
Publication #:
|
|
Pub Dt:
|
05/05/2011
| | | | |
Title:
|
SEMICONDUCTOR DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
11/12/2013
|
Application #:
|
12923800
|
Filing Dt:
|
10/07/2010
|
Publication #:
|
|
Pub Dt:
|
04/14/2011
| | | | |
Title:
|
SEMICONDUCTOR DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
07/30/2013
|
Application #:
|
12923831
|
Filing Dt:
|
10/08/2010
|
Publication #:
|
|
Pub Dt:
|
04/21/2011
| | | | |
Title:
|
SEMICONDUCTOR DEVICE, SEMICONDUCTOR DEVICE TESTING METHOD, AND DATA PROCESSING SYSTEM
|
|
|
Patent #:
|
|
Issue Dt:
|
02/26/2013
|
Application #:
|
12923832
|
Filing Dt:
|
10/08/2010
|
Publication #:
|
|
Pub Dt:
|
04/21/2011
| | | | |
Title:
|
SEMICONDUCTOR DEVICE AND INFORMATION PROCESSING SYSTEM INCLUDING THE SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
11/26/2013
|
Application #:
|
12929967
|
Filing Dt:
|
02/28/2011
|
Publication #:
|
|
Pub Dt:
|
09/01/2011
| | | | |
Title:
|
SEMICONDUCTOR DEVICE, INFORMATION PROCESSING SYSTEM INCLUDING SAME, AND CONTROLLER FOR CONTROLLING SEMICONDUCTOR DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
03/19/2013
|
Application #:
|
13023068
|
Filing Dt:
|
02/08/2011
|
Publication #:
|
|
Pub Dt:
|
09/01/2011
| | | | |
Title:
|
SEMICONDUCTOR MEMORY MODULE
|
|
|
Patent #:
|
|
Issue Dt:
|
02/04/2014
|
Application #:
|
13137849
|
Filing Dt:
|
09/16/2011
|
Publication #:
|
|
Pub Dt:
|
03/22/2012
| | | | |
Title:
|
SEMICONDUCTOR DEVICE HAVING OPTICAL FUSE AND ELECTRICAL FUSE
|
|
|
Patent #:
|
|
Issue Dt:
|
11/26/2013
|
Application #:
|
13137969
|
Filing Dt:
|
09/22/2011
|
Publication #:
|
|
Pub Dt:
|
04/19/2012
| | | | |
Title:
|
SEMICONDUCTOR DEVICE AND TEST METHOD THEREOF
|
|
|
Patent #:
|
|
Issue Dt:
|
02/04/2014
|
Application #:
|
13303506
|
Filing Dt:
|
11/23/2011
|
Publication #:
|
|
Pub Dt:
|
05/24/2012
| | | | |
Title:
|
SEMICONDUCTOR DEVICE HAVING DATA BUS
|
|
|
Patent #:
|
|
Issue Dt:
|
03/25/2014
|
Application #:
|
13347521
|
Filing Dt:
|
01/10/2012
|
Publication #:
|
|
Pub Dt:
|
07/19/2012
| | | | |
Title:
|
SEMICONDUCTOR DEVICE INCLUDING PLURAL CHIPS STACKED TO EACH OTHER
|
|
|
Patent #:
|
|
Issue Dt:
|
04/08/2014
|
Application #:
|
13347542
|
Filing Dt:
|
01/10/2012
|
Publication #:
|
|
Pub Dt:
|
07/19/2012
| | | | |
Title:
|
SEMICONDUCTOR DEVICE INCLUDING PLURAL CHIPS STACKED TO EACH OTHER
|
|
|
Patent #:
|
|
Issue Dt:
|
01/28/2014
|
Application #:
|
13396985
|
Filing Dt:
|
02/15/2012
|
Publication #:
|
|
Pub Dt:
|
08/23/2012
| | | | |
Title:
|
SEMICONDUCTOR DEVICE HAVING REDUNDANT BIT LINE PROVIDED TO REPLACE DEFECTIVE BIT LINE
|
|
|
Patent #:
|
|
Issue Dt:
|
05/06/2014
|
Application #:
|
13398702
|
Filing Dt:
|
02/16/2012
|
Publication #:
|
|
Pub Dt:
|
08/23/2012
| | | | |
Title:
|
SEMICONDUCTOR DEVICE HAVING PLURAL PENETRATION ELECTRODES PENETRATING THROUGH SEMICONDUCTOR SUBSTRATE AND TESTING METHOD THEREOF
|
|
|
Patent #:
|
|
Issue Dt:
|
07/30/2013
|
Application #:
|
13434654
|
Filing Dt:
|
03/29/2012
|
Publication #:
|
|
Pub Dt:
|
10/04/2012
| | | | |
Title:
|
SEMICONDUCTOR DEVICE BASED ON POWER GATING IN MULTILEVEL
WIRING STRUCTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
04/08/2014
|
Application #:
|
13436592
|
Filing Dt:
|
03/30/2012
|
Publication #:
|
|
Pub Dt:
|
10/04/2012
| | | | |
Title:
|
SEMICONDUCTOR DEVICE INCLUDING PLURAL CHIPS STACKED TO EACH OTHER
|
|
|
Patent #:
|
|
Issue Dt:
|
11/19/2013
|
Application #:
|
13455171
|
Filing Dt:
|
04/25/2012
|
Publication #:
|
|
Pub Dt:
|
10/25/2012
| | | | |
Title:
|
STACKED SEMICONDUCTOR CHIPS HAVING CIRCUIT ELEMENT PROVIDED WITH EACH OF THE SEMICONDUCTOR CHIPS
|
|
|
Patent #:
|
|
Issue Dt:
|
05/06/2014
|
Application #:
|
13565666
|
Filing Dt:
|
08/02/2012
|
Publication #:
|
|
Pub Dt:
|
02/07/2013
| | | | |
Title:
|
SEMICONDUCTOR DEVICE HAVING PLURAL CIRCUIT BLOCKS OPERATING AT THE SAME TIMING
|
|