|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/03/2001
|
Application #:
|
09610856
|
Filing Dt:
|
07/06/2000
|
|
Title:
|
Semiconductor memory device
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/17/2001
|
Application #:
|
09612281
|
Filing Dt:
|
07/07/2000
|
|
Title:
|
Semiconductor memory device with overdriven sense amplifier and stabilized power-supply circuit of source follower type
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/06/2003
|
Application #:
|
09612317
|
Filing Dt:
|
07/07/2000
|
|
Title:
|
SEMICONDUCTOR DEVICE AND METHOD OF PRODUCING THE SAME
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/06/2001
|
Application #:
|
09613583
|
Filing Dt:
|
07/10/2000
|
|
Title:
|
Memory device having row decoder
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/07/2004
|
Application #:
|
09615952
|
Filing Dt:
|
07/13/2000
|
|
Title:
|
SEMICONDUCTOR INTEGRATED CIRCUIT DEVICE HAVING MEANS FOR OUTPUTTING STROBE SIGNAL IN SYNCHRONISM WITH AN EXTERNAL CLOCK SEMICONDUCTOR MEMORY DEVICE HAVING THE SEMICOONDUCTIOR INTERGRATED CIRCUIT DEVICE, AND SYSTEM HAVING THE SEMICONDUCTOR MEMORY DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/30/2004
|
Application #:
|
09615953
|
Filing Dt:
|
07/13/2000
|
|
Title:
|
SEMICONDUCTOR INTEGRATED CIRCUIT DEVICE CAPABLE OF OUTPUTTING LEADING DATA OF A SERIES OF MULTIPLE BURST-READOUT DATA WITHOUT DELAY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/23/2003
|
Application #:
|
09620471
|
Filing Dt:
|
07/20/2000
|
|
Title:
|
SEMICONDUCTOR DESIGN SYSTEM, SEMICONDUCTOR INTEGRATED CIRCUIT, SEMICONDUCTOR DESIGN METHOD AND STORAGE MEDIUM STORING SEMICONDUCTOR DESIGN PROGRAM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/12/2002
|
Application #:
|
09621582
|
Filing Dt:
|
07/21/2000
|
|
Title:
|
Current driver circuit with a damping circuit
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/05/2003
|
Application #:
|
09624391
|
Filing Dt:
|
07/27/2000
|
|
Title:
|
SEMICONDUCTOR INTEGRATED CIRCUIT HAVING HIGH-DENSITY BASE CELL ARRAY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/04/2003
|
Application #:
|
09626107
|
Filing Dt:
|
07/26/2000
|
|
Title:
|
SEMICONDUCTOR DEVICE AND METHOD FOR TESTING SEMICONDUCTOR DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/26/2001
|
Application #:
|
09629619
|
Filing Dt:
|
07/31/2000
|
|
Title:
|
Semiconductor integrated circuit, and method of controlling same
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/20/2001
|
Application #:
|
09633817
|
Filing Dt:
|
08/07/2000
|
|
Title:
|
Semiconductor device
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/11/2001
|
Application #:
|
09634588
|
Filing Dt:
|
08/08/2000
|
|
Title:
|
Current switching circuitry
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/11/2001
|
Application #:
|
09634589
|
Filing Dt:
|
08/08/2000
|
|
Title:
|
Reference voltage generating circuitry
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/17/2001
|
Application #:
|
09634590
|
Filing Dt:
|
08/08/2000
|
|
Title:
|
Data multiplexing in mixed-signal circuitry
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/12/2006
|
Application #:
|
09634637
|
Filing Dt:
|
08/08/2000
|
|
Title:
|
METHOD AND APPARATUS FOR DECODING RECEIVED DATA IN A COMMUNICATIONS SYSTEM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/22/2002
|
Application #:
|
09634738
|
Filing Dt:
|
08/08/2000
|
|
Title:
|
Switch driver circuitry having first and second output nodes with a current-voltage converter connected therebetween providing current paths of first and second directions therebetween and switching circuitry connected therewith
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/19/2005
|
Application #:
|
09635124
|
Filing Dt:
|
08/08/2000
|
|
Title:
|
METHOD AND MOLD FOR MANUFACTURING SEMICONDUCTOR DEVICE, SEMICONDUCTOR DEVICE AND METHOD FOR MOUNTING THE DEVICE.
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/16/2001
|
Application #:
|
09635666
|
Filing Dt:
|
08/10/2000
|
|
Title:
|
Variable delay circuit and semiconductor integrated circuit device
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/29/2002
|
Application #:
|
09635868
|
Filing Dt:
|
08/10/2000
|
|
Title:
|
Semiconductor integrated circuit
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/01/2004
|
Application #:
|
09637256
|
Filing Dt:
|
08/14/2000
|
|
Title:
|
SEMICONDUCTOR STORAGE DEVICE WITH SELF-ALIGNED OPENING AND METHOD FOR FAVRICATING THE SAME
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/11/2006
|
Application #:
|
09639091
|
Filing Dt:
|
08/16/2000
|
|
Title:
|
DEMODULATION METHOD AND DEMODULATION APPARATUS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/26/2002
|
Application #:
|
09640723
|
Filing Dt:
|
08/18/2000
|
|
Publication #:
|
|
Pub Dt:
|
05/30/2002
| | | | |
|
Title:
|
DIVIDER WITH CYCLE TIME CORRECTION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/31/2004
|
Application #:
|
09641711
|
Filing Dt:
|
08/21/2000
|
|
Title:
|
FIXED-LOGIC SIGNAL GENERATED IN AN INTEGRATED CIRCUIT FOR TESTING A FUNCTIO MACRO INTEGRATED IN AN INTEGRATED CIRCUIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/02/2004
|
Application #:
|
09642937
|
Filing Dt:
|
08/22/2000
|
|
Title:
|
SEMICONDUCTOR DEVICE INCLUDING LOGIC CIRCUIT AND MACRO CIRCUIT SUCH AS MEMORY CIRCUIT WHICH HAS A FUNCTION FOR STOPPING A DIRECT CURRENT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/19/2002
|
Application #:
|
09644547
|
Filing Dt:
|
08/24/2000
|
|
Title:
|
Semiconductor memory device having improved data transfer rate without providing a register for holding write data
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/12/2002
|
Application #:
|
09648621
|
Filing Dt:
|
08/28/2000
|
|
Title:
|
BUS CONFIGURATION AND INPUT/OUTPUT BUFFER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/05/2002
|
Application #:
|
09652015
|
Filing Dt:
|
08/31/2000
|
|
Title:
|
Dram for storing data in pairs of cells
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/23/2001
|
Application #:
|
09652162
|
Filing Dt:
|
08/31/2000
|
|
Title:
|
SEMICONDUCTOR INTEGRATED CIRCUIT HAVING CIRCUIT FOR TRANSMITTING ADDRESS SIGNAL AND METHOD OF OPERATING THE SAME.
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/16/2002
|
Application #:
|
09653334
|
Filing Dt:
|
08/31/2000
|
|
Title:
|
METHOD FOR FIXING A SEMICONDUCTOR DEVICE HAVING STUD BUMPS TO A SUBSTRATE BY AN ELECTRICALLY NON-CONDUCTIVE ADHESIVE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/18/2002
|
Application #:
|
09654525
|
Filing Dt:
|
09/01/2000
|
|
Title:
|
SYSTEM AND METHOD FOR TESTING AND EVALUATING A DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/02/2003
|
Application #:
|
09655473
|
Filing Dt:
|
09/05/2000
|
|
Title:
|
DELAY CIRCUIT HAVING DELAY TIME ADJUSTABLE BY CURRENT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/07/2001
|
Application #:
|
09656421
|
Filing Dt:
|
09/06/2000
|
|
Title:
|
Semiconductor integrated circuit having scan path
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/11/2003
|
Application #:
|
09662141
|
Filing Dt:
|
09/14/2000
|
|
Title:
|
METHOD AND APPARATUS FOR IEEE 1394 BUS ANALYSIS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/31/2005
|
Application #:
|
09664542
|
Filing Dt:
|
09/18/2000
|
|
Title:
|
DATA INPUT/OUTPUT SYSTEM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/03/2004
|
Application #:
|
09664543
|
Filing Dt:
|
09/18/2000
|
|
Title:
|
METHOD FOR CONTROLLING MEMORY DEVICE IN DATA MANAGEMENT SYSTEM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/16/2004
|
Application #:
|
09666333
|
Filing Dt:
|
09/21/2000
|
|
Title:
|
SEMICONDUCTOR DEVICE, MODULE HAVING A PLURALITY OF SEMICONDUCTOR DEVICES MOUNTED THEREON AND SYSTEM HAVING A PLURALITY OF MODULES INSTALLED THEREIN
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/25/2001
|
Application #:
|
09666586
|
Filing Dt:
|
09/20/2000
|
|
Title:
|
Semiconductor circuit with adjustment of double data rate data latch timings
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/17/2002
|
Application #:
|
09668381
|
Filing Dt:
|
09/25/2000
|
|
Title:
|
PHASE SHIFTER CIRCUIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/30/2001
|
Application #:
|
09671647
|
Filing Dt:
|
09/28/2000
|
|
Title:
|
Data writing method for semiconductor memory device
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/25/2002
|
Application #:
|
09671648
|
Filing Dt:
|
09/28/2000
|
|
Title:
|
SEMICONDUCTOR MEMORY DEVICE INCLUDING A SENSE AMPLIFIER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/30/2002
|
Application #:
|
09688198
|
Filing Dt:
|
10/16/2000
|
|
Title:
|
CONTACT FILM USED FOR DEVICES HAVING BALL GRID ARRAY STRUCTURE AND DEVICE MOUNTING STRUCTURE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/05/2001
|
Application #:
|
09689676
|
Filing Dt:
|
10/13/2000
|
|
Title:
|
Semiconductor memory equipped with row address decoder having reduced signal propagation delay time
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/05/2002
|
Application #:
|
09691075
|
Filing Dt:
|
10/19/2000
|
|
Title:
|
METHOD OF MANUFACTURING SOLDER BUMPS AND SOLDER JOINTS USING FORMIC ACID
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/14/2005
|
Application #:
|
09691115
|
Filing Dt:
|
10/19/2000
|
|
Title:
|
SELF-TEST CIRCUIT AND MEMORY DEVICE INCORPORATIONG IT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/25/2001
|
Application #:
|
09695302
|
Filing Dt:
|
10/25/2000
|
|
Title:
|
MEMORY DEVICE WITH A PLURALITY OF COMMON DATA BUSES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/14/2003
|
Application #:
|
09698242
|
Filing Dt:
|
10/30/2000
|
|
Title:
|
SEMICONDUCTOR MEMORY DEVICE INCLUDING PLURAL BLOCKS WITH SELECTING AND SENSING OR READING OPERATIONS IN DIFFERENT BLOCKS CARRIED OUT IN PARALLEL
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/09/2003
|
Application #:
|
09698244
|
Filing Dt:
|
10/30/2000
|
|
Title:
|
LEVEL CONVERTER CIRCUIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/27/2001
|
Application #:
|
09706151
|
Filing Dt:
|
11/03/2000
|
|
Title:
|
Output drivers for integrated-circuit chips with VCCQ supply compensation
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/26/2002
|
Application #:
|
09706714
|
Filing Dt:
|
11/07/2000
|
|
Title:
|
DIGITAL-ANALOG CONVERSION CIRCUIT CAPABLE OF FUNCTIONING AT A LOW POWER SUPPLY VOLTAGE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/24/2002
|
Application #:
|
09706731
|
Filing Dt:
|
11/07/2000
|
|
Title:
|
INPUT/OUTPUT DATA SYNCHRONIZING DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/24/2002
|
Application #:
|
09708677
|
Filing Dt:
|
11/09/2000
|
|
Title:
|
NOISE SHAPING IN SEGMENTED MIXED-SIGNAL CIRCUITRY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/16/2003
|
Application #:
|
09711531
|
Filing Dt:
|
11/14/2000
|
|
Title:
|
METHOD AND SYSTEM FOR DESIGNING WIRE LAYOUT WITHOUT CAUSING ANTENNA ERROR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/26/2007
|
Application #:
|
09713024
|
Filing Dt:
|
11/16/2000
|
|
Title:
|
CLOCK SWITCHING CIRCUIT FOR A HOT PLUG
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/18/2002
|
Application #:
|
09725278
|
Filing Dt:
|
11/29/2000
|
|
Publication #:
|
|
Pub Dt:
|
09/13/2001
| | | | |
|
Title:
|
SEMICONDUCTOR MEMORY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/16/2002
|
Application #:
|
09726566
|
Filing Dt:
|
12/01/2000
|
|
Publication #:
|
|
Pub Dt:
|
08/02/2001
| | | | |
|
Title:
|
Non-volatile memory which performs erasure in a short time
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/29/2003
|
Application #:
|
09731804
|
Filing Dt:
|
12/08/2000
|
|
Publication #:
|
|
Pub Dt:
|
08/16/2001
| | | | |
|
Title:
|
MOUNTING SUBSTRATE AND MOUNTING METHOD FOR SEMICONDUCTOR DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/20/2001
|
Application #:
|
09733961
|
Filing Dt:
|
12/12/2000
|
|
Publication #:
|
|
Pub Dt:
|
05/10/2001
| | | | |
|
Title:
|
Semiconductor device reconciling different timing signals
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/11/2001
|
Application #:
|
09734233
|
Filing Dt:
|
12/12/2000
|
|
Title:
|
Nonvolatile memory for storing multivalue data
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/05/2002
|
Application #:
|
09736124
|
Filing Dt:
|
12/15/2000
|
|
Publication #:
|
|
Pub Dt:
|
07/12/2001
| | | | |
|
Title:
|
Semiconductor integrated circuit
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/21/2004
|
Application #:
|
09737502
|
Filing Dt:
|
12/18/2000
|
|
Publication #:
|
|
Pub Dt:
|
08/16/2001
| | | | |
|
Title:
|
IMAGE PROCESSOR CAPABLE OF EDGE ENHANCEMENT IN SATURATED REGION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/23/2002
|
Application #:
|
09739972
|
Filing Dt:
|
12/20/2000
|
|
Publication #:
|
|
Pub Dt:
|
07/19/2001
| | | | |
|
Title:
|
Semiconductor integrated circuit
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/20/2002
|
Application #:
|
09745742
|
Filing Dt:
|
12/26/2000
|
|
Publication #:
|
|
Pub Dt:
|
09/27/2001
| | | | |
|
Title:
|
SEMICONDUCTOR DEVICE HAVING IMPROVED ELECTRICAL CHARACTERISTIC AND METHOD OF PRODUCING THE SAME
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/15/2007
|
Application #:
|
09747957
|
Filing Dt:
|
12/27/2000
|
|
Publication #:
|
|
Pub Dt:
|
06/28/2001
| | | | |
|
Title:
|
METHOD AND A DECODER FOR DECODING MPEG VIDEO
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/09/2002
|
Application #:
|
09750352
|
Filing Dt:
|
12/29/2000
|
|
Publication #:
|
|
Pub Dt:
|
08/02/2001
| | | | |
|
Title:
|
SEMICONDUCTOR INTEGRATED CIRCUIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/01/2003
|
Application #:
|
09760709
|
Filing Dt:
|
01/17/2001
|
|
Publication #:
|
|
Pub Dt:
|
07/19/2001
| | | | |
|
Title:
|
SEMICONDUCTOR MEMORY AND METHOD FOR CONTROLLING THE SAME
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/30/2001
|
Application #:
|
09761727
|
Filing Dt:
|
01/18/2001
|
|
Publication #:
|
|
Pub Dt:
|
07/26/2001
| | | | |
|
Title:
|
Semiconductor device having a test circuit
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/23/2002
|
Application #:
|
09763627
|
Filing Dt:
|
03/06/2001
|
|
Publication #:
|
|
Pub Dt:
|
07/19/2001
| | | | |
|
Title:
|
METHOD FOR WRITING DATA TO SEMICONDUCTOR MEMORY AND SEMICONDUCTOR MEMORY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/07/2001
|
Application #:
|
09764446
|
Filing Dt:
|
01/19/2001
|
|
Publication #:
|
|
Pub Dt:
|
05/31/2001
| | | | |
|
Title:
|
LSI device with memory and logics mounted thereon
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/14/2002
|
Application #:
|
09768175
|
Filing Dt:
|
01/24/2001
|
|
Publication #:
|
|
Pub Dt:
|
06/07/2001
| | | | |
|
Title:
|
REFERENCE VOLTAGE GENERATOR CIRCUIT USING PAIRS OF FINE AND ROUGH RESISTOR BANKS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/16/2004
|
Application #:
|
09768297
|
Filing Dt:
|
01/25/2001
|
|
Publication #:
|
|
Pub Dt:
|
08/02/2001
| | | | |
|
Title:
|
CENTRAL PROCESSING UNIT AND SYSTEM COUNTING INSTRUCTIONS IN A QUEUE STORAGE AND OUTPUTTING A FETCH REQUEST WHEN THE COUNT VALUE IS 0 OR 1 TO PRODUCE A NEXT INSTRUCTION ADDRESS OUTPUT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/31/2002
|
Application #:
|
09768459
|
Filing Dt:
|
01/25/2001
|
|
Publication #:
|
|
Pub Dt:
|
07/26/2001
| | | | |
|
Title:
|
WORD-LINE DEFICIENCY DETECTION METHOD FOR SEMICONDUCTOR MEMORY DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/30/2003
|
Application #:
|
09769528
|
Filing Dt:
|
01/26/2001
|
|
Publication #:
|
|
Pub Dt:
|
09/06/2001
| | | | |
|
Title:
|
METHOD AND DEVICE FOR ANALYZING DATA
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/09/2002
|
Application #:
|
09772074
|
Filing Dt:
|
01/30/2001
|
|
Publication #:
|
|
Pub Dt:
|
08/30/2001
| | | | |
|
Title:
|
SEMICONDUCTOR MEMORY DEVICE UTILIZING ACCESS TO MEMORY AREA LOCATED OUTSIDE MAIN MEMORY AREA
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/07/2003
|
Application #:
|
09772075
|
Filing Dt:
|
01/30/2001
|
|
Publication #:
|
|
Pub Dt:
|
08/02/2001
| | | | |
|
Title:
|
DRIVE POWER SUPPLYING METHOD FOR SEMICONDUCTOR MEMORY DEVICE AND SEMICONDUCTOR MEMORY DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/07/2002
|
Application #:
|
09772076
|
Filing Dt:
|
01/30/2001
|
|
Publication #:
|
|
Pub Dt:
|
08/02/2001
| | | | |
|
Title:
|
INTERNAL SUPPLY VOLTAGE GENERATING CIRCUIT IN A SEMICONDUCTOR MEMORY DEVICE AND METHOD FOR CONTROLLING THE SAME
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/24/2002
|
Application #:
|
09772081
|
Filing Dt:
|
01/30/2001
|
|
Publication #:
|
|
Pub Dt:
|
08/09/2001
| | | | |
|
Title:
|
INTERNAL SUPPLY VOLTAGE GENERATING CIRCUIT AND METHOD OF GENERATING INTERNAL SUPPLY VOLTAGE USING AN INTERNAL REFERENCE VOLTAGE GENERATING CIRCUIT AND VOLTAGE-DROP REGULATOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/20/2002
|
Application #:
|
09773002
|
Filing Dt:
|
01/31/2001
|
|
Publication #:
|
|
Pub Dt:
|
08/02/2001
| | | | |
|
Title:
|
SEMICONDUCTOR INTEGRATED CIRCUIT AND METHOD FOR ADJUSTING CHARACTERISTICS OF THE SAME
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/01/2002
|
Application #:
|
09773013
|
Filing Dt:
|
01/31/2001
|
|
Publication #:
|
|
Pub Dt:
|
08/09/2001
| | | | |
|
Title:
|
SEMICONDUCTOR MEMORY DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/24/2002
|
Application #:
|
09773594
|
Filing Dt:
|
02/02/2001
|
|
Publication #:
|
|
Pub Dt:
|
06/28/2001
| | | | |
|
Title:
|
SEMICONDUCTOR DEVICE HAVING A MULTILAYER INTERCONNECTION STRUCTURE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/05/2002
|
Application #:
|
09774172
|
Filing Dt:
|
02/01/2001
|
|
Title:
|
DDL CIRCUIT TAKING ACCOUNT OF EXTERNAL LOAD
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/24/2002
|
Application #:
|
09774792
|
Filing Dt:
|
02/01/2001
|
|
Publication #:
|
|
Pub Dt:
|
08/16/2001
| | | | |
|
Title:
|
VOLTAGE CONVERSION CIRCUIT AND CONTROL CIRCUIT THEREFOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/11/2002
|
Application #:
|
09775570
|
Filing Dt:
|
02/05/2001
|
|
Publication #:
|
|
Pub Dt:
|
07/19/2001
| | | | |
|
Title:
|
Semiconductor integrated circuit having testing mode for modifying operation timing
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/26/2003
|
Application #:
|
09776909
|
Filing Dt:
|
02/06/2001
|
|
Publication #:
|
|
Pub Dt:
|
08/16/2001
| | | | |
|
Title:
|
MEMORY CIRCUIT FOR PREVENTING RISE CELL ARRAY POWER SOURCE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/12/2006
|
Application #:
|
09777897
|
Filing Dt:
|
02/07/2001
|
|
Publication #:
|
|
Pub Dt:
|
08/23/2001
| | | | |
|
Title:
|
DELAY TIME ADJUSTING METHOD OF DELAYING A PHASE OF AN OUTPUT SIGNAL UNTIL A PHASE DIFFERENCE BETWEEN AN INPUT SIGNAL AND THE OUTPUT SIGNAL BECOMES AN INTEGRAL NUMBER OF PERIODS OTHER THAN ZERO
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/12/2006
|
Application #:
|
09777899
|
Filing Dt:
|
02/07/2001
|
|
Publication #:
|
|
Pub Dt:
|
08/09/2001
| | | | |
|
Title:
|
DATA INPUT CIRCUIT AND SEMICONDUCTOR DEVICE UTILIZING DATA INPUT CIRCUIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/25/2001
|
Application #:
|
09780475
|
Filing Dt:
|
02/12/2001
|
|
Publication #:
|
|
Pub Dt:
|
06/28/2001
| | | | |
|
Title:
|
Semiconductor device using complementary clock and signal input state detection circuit used for the same
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/04/2003
|
Application #:
|
09789514
|
Filing Dt:
|
02/22/2001
|
|
Publication #:
|
|
Pub Dt:
|
08/30/2001
| | | | |
|
Title:
|
SEMICONDUCTOR MEMORY DEVICE HAVING AN ISOLATION CIRCUIT BETWEEN THE CELL ARRAY AND THE SENSE AMPLIFIER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/13/2004
|
Application #:
|
09803013
|
Filing Dt:
|
03/12/2001
|
|
Publication #:
|
|
Pub Dt:
|
11/22/2001
| | | | |
|
Title:
|
WAFER-LEVEL PACKAGE, A METHOD OF MANUFACTURING THEREOF AND A METHOD OF MANUFACTURING SEMICONDUCTOR DEVICES FROM SUCH A WAFER-LEVEL PACKAGE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/03/2003
|
Application #:
|
09809105
|
Filing Dt:
|
03/16/2001
|
|
Publication #:
|
|
Pub Dt:
|
03/07/2002
| | | | |
|
Title:
|
SEMICONDUCTOR DEVICE, METHOD FOR FABRICATING THE SEMICONDUCTOR DEVICE, LEAD FRAME AND METHOD FOR PRODUCING THE LEAD FRAME
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/18/2003
|
Application #:
|
09809204
|
Filing Dt:
|
03/16/2001
|
|
Publication #:
|
|
Pub Dt:
|
08/09/2001
| | | | |
|
Title:
|
IC SOCKET, A TEST METHOD USING THE SAME AND AN IC SOCKET MOUNTING MECHANISM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/21/2004
|
Application #:
|
09811456
|
Filing Dt:
|
03/20/2001
|
|
Publication #:
|
|
Pub Dt:
|
08/09/2001
| | | | |
|
Title:
|
INPUT BUFFER CIRCUIT FOR SEMICONDUCTOR DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/14/2002
|
Application #:
|
09811521
|
Filing Dt:
|
03/20/2001
|
|
Publication #:
|
|
Pub Dt:
|
10/11/2001
| | | | |
|
Title:
|
SEMICONDUCTOR MEMORY DEVICE OUTPUTTING DATA ACCORDING TO A FIRST INTERNAL CLOCK SIGNAL AND A SECOND INTERNAL CLOCK SIGNAL
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/02/2004
|
Application #:
|
09820716
|
Filing Dt:
|
03/30/2001
|
|
Publication #:
|
|
Pub Dt:
|
12/20/2001
| | | | |
|
Title:
|
DATA BURST TRANSFER CIRCUIT, PARALLEL-SERIAL AND SERIAL-PARALLEL CONVERSION CIRCUITS, AND AN OSCILLATION CIRCUIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/13/2003
|
Application #:
|
09820795
|
Filing Dt:
|
03/30/2001
|
|
Publication #:
|
|
Pub Dt:
|
11/22/2001
| | | | |
|
Title:
|
CIRCUIT FOR ENTERING/EXITING SEMICONDUCTOR MEMORY DEVICE INTO/FROM LOW
POWER CONSUMPTION MODE AND METHOD OF CONTROLLING INTERNAL CIRCUIT AT LOW
POWER CONSUMPTION MODE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/15/2002
|
Application #:
|
09826358
|
Filing Dt:
|
04/05/2001
|
|
Publication #:
|
|
Pub Dt:
|
08/09/2001
| | | | |
|
Title:
|
CLOCK SIGNAL GENERATOR FOR GENERATING SIGNAL WITH DIFFERING PHASE FOR AN INTEGRATED CIRCUIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/09/2003
|
Application #:
|
09828221
|
Filing Dt:
|
04/09/2001
|
|
Publication #:
|
|
Pub Dt:
|
08/09/2001
| | | | |
|
Title:
|
SEMICONDUCTOR TESTING DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/19/2002
|
Application #:
|
09828847
|
Filing Dt:
|
04/10/2001
|
|
Publication #:
|
|
Pub Dt:
|
08/09/2001
| | | | |
|
Title:
|
Semiconductor memory device capable of reducing power consumption in self-refresh operation
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/24/2002
|
Application #:
|
09833045
|
Filing Dt:
|
04/12/2001
|
|
Publication #:
|
|
Pub Dt:
|
09/13/2001
| | | | |
|
Title:
|
SEMICONDUCTOR DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/01/2002
|
Application #:
|
09834945
|
Filing Dt:
|
04/16/2001
|
|
Publication #:
|
|
Pub Dt:
|
09/13/2001
| | | | |
|
Title:
|
SEMICONDUCTOR MEMORY DEVICE
|
|
