Patent Assignment Details
NOTE:Results display only for issued patents and published applications.
For pending or abandoned applications please consult USPTO staff.
|
Reel/Frame: | 042506/0175 | |
| Pages: | 7 |
| | Recorded: | 05/25/2017 | | |
Attorney Dkt #: | IGLOO |
Conveyance: | ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). |
|
Total properties:
6
|
|
Patent #:
|
|
Issue Dt:
|
08/04/1998
|
Application #:
|
08791711
|
Filing Dt:
|
01/31/1997
|
Title:
|
MONOLITHIC CLAMPING CIRCUIT AND METHOD OF PREVENTING TRANSISTOR AVALANCHE BREAKDOWN
|
|
|
Patent #:
|
|
Issue Dt:
|
08/31/1999
|
Application #:
|
09004656
|
Filing Dt:
|
01/08/1998
|
Title:
|
POWER SEMICONDUCTOR DEVICE AND METHOD FOR INCREASING TURN ON TIME OF THE POWER SEMICONDUCTOR DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
12/25/2001
|
Application #:
|
09669451
|
Filing Dt:
|
09/25/2000
|
Title:
|
Integrated ignition circuit and method
|
|
|
Patent #:
|
|
Issue Dt:
|
12/31/2013
|
Application #:
|
13219013
|
Filing Dt:
|
08/26/2011
|
Publication #:
|
|
Pub Dt:
|
03/01/2012
| | | | |
Title:
|
SWITCHING DEVICE CONTROL CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
11/25/2014
|
Application #:
|
13229079
|
Filing Dt:
|
09/09/2011
|
Publication #:
|
|
Pub Dt:
|
03/22/2012
| | | | |
Title:
|
SEMICONDUCTOR DEVICE WITH PARASITIC BIPOLAR TRANSISTOR
|
|
|
Patent #:
|
|
Issue Dt:
|
09/24/2019
|
Application #:
|
15092294
|
Filing Dt:
|
04/06/2016
|
Publication #:
|
|
Pub Dt:
|
10/12/2017
| | | | |
Title:
|
HIGH VOLTAGE SEMICONDUCTOR DEVICE WITH GUARD RINGS AND METHOD ASSOCIATED THEREWITH
|
|
Assignee
|
|
|
8755 WEST HIGGINS ROAD |
SUITE 500 |
CHICAGO, ILLINOIS 60631 |
|
Correspondence name and address
|
|
KACVINSKY DAISAK BLUNI PLLC
|
|
101 CARNEGIE CENTER
|
|
SUITE 106
|
|
PRINCETON, NJ 08540
|
Search Results as of:
05/10/2024 02:29 PM
If you have any comments or questions concerning the data displayed,
contact
PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified:
August 25, 2017 v.2.6
|