Patent Assignment Details
NOTE:Results display only for issued patents and published applications.
For pending or abandoned applications please consult USPTO staff.
|
| Reel/Frame: | 044386/0104 | |
| Pages: | 3 |
| | Recorded: | 12/13/2017 | | |
| Attorney Dkt #: | TI-75834 |
| Conveyance: | ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). |
|
|
Total properties:
1
|
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
15840392
|
Filing Dt:
|
12/13/2017
|
|
Publication #:
|
|
Pub Dt:
|
09/19/2019
| | | | |
|
Title:
|
METHODS FOR TRANSISTOR EPITAXIAL STACK FABRICATION
|
|
|
Assignee
|
|
|
|
|
| 12500 TI BOULEVARD |
| M/S 3999 |
| DALLAS, TEXAS 75243 |
|
|
Correspondence name and address
|
| |
JACQUELINE GARNER
|
| |
P O BOX 655474
|
| |
M/S 3999
|
| |
DALLAS, TX 75265
|
Search Results as of:
05/12/2024 10:34 AM
If you have any comments or questions concerning the data displayed,
contact
PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified:
August 25, 2017 v.2.6
|
